Circuit arrangement with interference protection

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Unwanted signal suppression

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S551000, C327S532000

Reexamination Certificate

active

07733165

ABSTRACT:
A circuit arrangement with an interference protection is disclosed, including a supply line and a ground line, a first circuit and a second circuit. Each of the first and second circuit is connected to the supply line and to the ground line. The circuit arrangement also includes a blocking device coupled to at least the supply line to suppress any interfering signals from being applied to the supply line.

REFERENCES:
patent: 3364435 (1968-01-01), Hurtig, III
patent: 3594650 (1971-07-01), Henoch
patent: 4147997 (1979-04-01), Greaves
patent: 4868483 (1989-09-01), Tsujimoto
patent: 5235223 (1993-08-01), Maple
patent: 5652537 (1997-07-01), Fleeman
patent: 5686820 (1997-11-01), Riggio, Jr.
patent: 5726599 (1998-03-01), Genest
patent: 5890058 (1999-03-01), Ueno et al.
patent: 5912587 (1999-06-01), Mihailovits et al.
patent: 6043724 (2000-03-01), Frech et al.
patent: 6344772 (2002-02-01), Larsson
patent: 6473510 (2002-10-01), Marsh
patent: 6509785 (2003-01-01), Ang et al.
patent: 6534933 (2003-03-01), Shen
patent: 6778004 (2004-08-01), Jackson
patent: 2004/0251956 (2004-12-01), Pan
patent: 2005/0275438 (2005-12-01), Kim
patent: 2006/0087345 (2006-04-01), Schoenbauer
patent: 0 580 920 (1994-02-01), None
patent: 0 692 870 (1996-01-01), None
patent: 2 143 697 (1985-02-01), None
patent: 2 284 956 (1995-06-01), None
patent: 62003515 (1987-01-01), None
patent: 08171601 (1996-07-01), None
patent: 08305781 (1996-11-01), None
patent: 11088117 (1999-03-01), None
“Resistorless floating immittance function simulators employing current controlled conveyors and a grounded capacitor”, Erkan Yuce, Shahram Minael and Oguzhan Cicekoglu, Electrical Engineering (2006), 7 pgs.
“Introduction to Current Conveyors”, Giuseppe Ferri et al., Electronics World, Feb. 2001, pp. 147-150.
“Current Conveyors II”, Giuseppe Ferri et al., Electronics World, Apr. 2001, pp. 300-302.
“Current-Conveyors III”, Giuseppe Ferri et al., Electronics World, May 2001, pp. 178-181.
“High-Valued Passive Element Simulation Using Low-Voltage Low-Power Current Conveyors for Fully Integrated Applications”, Giuseppe Ferri and Nicola Guerrini, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, No. 4, Apr. 2001, p. 405.
“Power Supply Noise Reduction”, Ken Kindert, Version 4, Jan. 2004, reprinted from the Internet at: www.designers-guide.org, 12 pages.
“New Floating Capacitance Multipliers”, W. Petchakit and S. Petchakit, EECON 28, Date not available, 1 page.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit arrangement with interference protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement with interference protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement with interference protection will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4183255

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.