Circuit arrangement which permits the testing of each individual

Details Circuit arrangement which permits the testing of each individual Circuit arrangement which permits the testing of each individual

1981-07-02

1984-04-03

Strecker, Gerard R.

Electricity: measuring and testing

Plural, automatically sequential tests

G01R 3128, G06F 1100

Patent

active

044410751

ABSTRACT:
Design rules and test structure are used to implement machine designs to thereby obviate during testing the need for mechanical probing of the chip, multichip module, card or board at a higher level of package. The design rules and test structure also provide a means of restricting the size of logic partitions on large logical structures to facilitate test pattern generation. A test mechanism is available on every chip to be packaged to drive test data on all chip outputs and observe test data on all chip inputs, independent of the logic function performed by the chip. A control mechanism is also provided to allow a chip to either perform its intended function or to act as a testing mechanism during package test. It is intended that the test mechanism built into every chip will be used in place of mechanical probes to perform a chip-in-place test and interchip wiring test of the package. The intent of the design rules is to design chips such that each chip can be "isolated" for testing purposes through the pins (or other contacts) of a higher level package containing such chips. It is also required that the "Level Sensitive Scan Design" (LSSD) discipline, or rules, be followed for each chip and for the package clock distribution network. Further, the LSSD Rules which ensures the capability of scanning data into and out of the package SRLs (shift register latches) must be satisfied for the total package.

REFERENCES:
patent: 3564114 (1971-02-01), Blender
patent: 3726002 (1973-04-01), Greenstein et al.
patent: 3746973 (1973-07-01), McMahon, Jr.
patent: 3761695 (1973-09-01), Eichelberger
patent: 3781683 (1973-12-01), Freed
patent: 3783254 (1974-01-01), Eichelberger
patent: 3784907 (1974-01-01), Eichelberger
patent: 3789205 (1974-01-01), James
patent: 3803483 (1974-04-01), McMahon, Jr.
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 3815025 (1974-06-01), Jordan
patent: 3838204 (1974-09-01), Ahn et al.
patent: 3851221 (1974-11-01), Beaulier
patent: 3961251 (1976-06-01), Hurley et al.
patent: 3961252 (1976-06-01), Eichelberger
patent: 3961254 (1976-06-01), Cavaliere et al.
patent: 3993123 (1976-11-01), Chu et al.
patent: 3999004 (1976-12-01), Chirino et al.
patent: 4006492 (1977-02-01), Eichelberger et al.
patent: 4051352 (1977-09-01), Eichelberger et al.
patent: 4051353 (1977-09-01), Lee
patent: 4055754 (1977-10-01), Chesley
patent: 4063078 (1977-12-01), DasGupta et al.
patent: 4063080 (1977-12-01), Eichelberger et al.
patent: 4071902 (1978-01-01), Eichelberger et al.
patent: 4074851 (1978-02-01), Eichelberger et al.
patent: 4138692 (1979-02-01), Meeker et al.
patent: 4139818 (1979-02-01), Schneider
patent: 4140967 (1979-02-01), Balasubramanian et al.
patent: 4176258 (1979-11-01), Jackson
patent: 4183460 (1980-01-01), Yuen et al.
patent: 4220917 (1980-09-01), McMahon
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4233645 (1980-11-01), Balderes et al.
patent: 4241307 (1980-12-01), Hong
patent: 4244048 (1981-01-01), Tsui
patent: 4245273 (1981-01-01), Feinberg et al.
patent: 4263965 (1981-04-01), Mansuria et al.
patent: 4293919 (1981-10-01), DasGupta et al.
patent: 4329640 (1982-05-01), Reiner et al.
patent: 4333142 (1982-06-01), Chesley
patent: 4377757 (1983-03-01), Konemann et al.
"Introduction to an LSI Test System" by M. Correia et al. 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, La. IEEE Catalog No. 77, CH 1216-1C, pp. 460-461.
"A Logic Design Structure For LSI Testability" by E. B. Eichelberger et al., 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, La. IEEE Catalog No. 77, CH 1216-1C, pp. 462-468.
"Automatic Checking of Logic Design Structures For Compliance with Testability Ground Rules" by H. C. Godoy et al., 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans La., IEEE Catalog No. 77, CH1216-1C, pp. 469-478.
"Test Generation For Large Logic Networks" by P. S. Bottoroff et al., 14th Design Automation Conference Proceedings, Jun. 20, 21, and 22, 1977, New Orleans, La. IEEE Catalog No. 77, CH1216-1C, pp. 479-485.
"Delay Test Generation" by E. P. Hsieh et al. 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1977, New Orleans, La., IEEE Catalog No. 77, CH 1216-1C, pp. 486-491.
"Delay Test Simulation" by T. M. Storey et al., 14th Design Automation Conference Proceedings, Jun. 20, 21 and 22, 1971, New Orleans, La., IEEE Catalog No. 77, CH 1216-1C, pp. 492-494.
"Selective Controllability: A Proposal For Testing and Diagnosis" by F. Hsu et al., 15th Design Automation Conference Proceedings, Jun. 19, 20 and 21, 1978, Las Vegas, Nev. IEEE Catalog No. 78 CH 1363-1C, pp. 110-116.
"Testability Considerations in A VLSI Design Automation System" by E. H. Porter (Paper 2,3) 1980 IEEE Test Conference, CH 1608-9/80/000-0026 $00.75.
"Automatic Test Generation Methods For Large Scale Integrated Logic" by E. R. Jones et al., IEEE Journal of Solid-State Cicruits, vol. SC-2, No. 4, Dec. 1967, pp. 221-226.
"Techniques For the Diagnosis of Switching Circuit Failures" Proceedings of the 2nd Annual Symposium on Switching Theory and Logical Design, Oct. 1960, pp. 152-160.
"Semiconductor Wafer Testing" by D. E. Shultis, IBM Technical Disclosure Bulletin, vol. 13, No. 7, Dec. 1970, p. 1793.
"Enhancing Testability of Large Scale Integrated Circuits Via Test Points and Additional Logic" by M. J. Y. Williams et al., IEEE Trans. Comput. vol. C22, pp. 46-60, Jan. 1973 (No. 1).
"Designing LSI Logic For Testability" by E. I. Muehldorf, Digest of Papers 1976, Semiconductor Test Symposium, Memory & LSI, (Oct. 19-21, 1976 held at Cherry Hill, NJ) sponsored by IEEE Computer Society and the Philadelphia Section of the IEEE pp. 45-49.
"Impact of LSI On Complex Digital Circuit Board Testing" by P.S. Bottoroff et al., Testing Complex Digital Assemblies, Session 32, Electro 77 Professional Program Paper 32/3, pp. 1-12, NY Apr. 19-21, 1977, Copyright 1977 Electro.
"Automatic System Level Test Generation and Fault Location For Conference Proceedings, Jun. 19, 20, 21, 1978, Las Vegas, Nev. IEEE Catalog No. 78, CH1363-1C, pp. 347-352.
"LSI Chip Design for Testablity" by S. DasGupta et al., 1978 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1978, pp. 216 and 217.
"Design for Testability of the IBM System/" by LA. Stolte et al., Digest of Papers, 1979, IEEE Test Conference (Oct. 23-25, 1979), Cherry Hill, NJ, pp. 29-36.
"Printed Circuit Card Incorporating Circuit Test Register" by E. I. Muehldorf, IBM Technical Disclosure Bulletin, vol. 16, No. 6, Nov. 1973, p. 1732.
"AC Chip In-Place Test" by M. T. McMahon, Jr., IBM Technical Disclosure Bulletin, vol. 17, No. 6, Nov. 1974, pp. 1607-2608.
"Shunting Technique For Testing Electronic Circuitry" by R. D. Harrod, IBM Technical Disclosure Bulletin, vol. 18, No. 1, Jun. 1975, pp. 204-205.
"Interconnection Test Arrangement" by J. D. Barnes, IBM Technical Disclosure Bulletin, vol. 22, No. 8B, Jan. 1980, pp. 3679-3680.
"Single Clock Shift Register Latch" by T. W. Williams, IBM Technical Disclosure Bulletin, vol. 16, No. 6, Nov. 1973, p. 1961;
"Trigger Arrays Using Shift Register Latches" by S. DasGupta, IBM Technical Disclosure Bulletin, vol. 24, No. 1B, June. 1981, pp. 615-616.
"Logic-Array Isolation by Testing" by P. Goel, IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, pp. 2794-2799.
"Automated Data Base-Driven Digital Testing" by A. Toth et al., Computer (IEEE Computer Society) vol. 7, No. 1, Jan. 1974, pp. 13-19.

Affiliated with

Also associated with

Rating

Circuit arrangement which permits the testing of each individual does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement which permits the testing of each individual, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement which permits the testing of each individual will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-669365