Circuit arrangement of sense amplifier for rapid evaluation of l

Details Circuit arrangement of sense amplifier for rapid evaluation of l Circuit arrangement of sense amplifier for rapid evaluation of l

1987-03-24

1988-11-29

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307359, 307448, 307584, H03K 19094

Patent

active

047884606

ABSTRACT:
For improvement of operation speed, a sense amplifier circuit comprising (a) a signal input node, (b) a signal output node, (c) load means with a relatively large resistance provided between a source of voltage and the signal output node, (d) a first field effect transistor with a relatively small channel resistance provided between the signal input node and the signal output node and having a gate electrode, (e) a logic gate having at least one input node connected to the signal input node and an output node connected to the gate electrode of the first field effect transistor, and (f) a second field effect transistor with a relatively small channel resistance provided between the source of voltage and the signal output node and having a gate electrode connected to the output node of the logic gate.

REFERENCES:
patent: 4388541 (1983-06-01), Giebel
patent: 4479067 (1984-10-01), Fujita
patent: 4535259 (1985-08-01), Smarandoiu et al.
patent: 4577124 (1986-03-01), Koike
patent: 4634890 (1987-01-01), Lee

Affiliated with

Also associated with

Rating

Circuit arrangement of sense amplifier for rapid evaluation of l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement of sense amplifier for rapid evaluation of l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement of sense amplifier for rapid evaluation of l will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-365579