Circuit arrangement for use in the time division multiplexed sig

Details Circuit arrangement for use in the time division multiplexed sig Circuit arrangement for use in the time division multiplexed sig

1989-01-13

1991-01-08

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

3701101, 375111, H04J 306

Patent

active

049842366

ABSTRACT:
In a forty megabit per second TDM signalling system in which twenty 2 megabit per second signalling streams are combined, one of the twenty primary signalling streams is inverted by the circuit arrangement and substituted for one of the other signalling streams. By using adjacent channels the forty megabit signal stream has a guaranteed change of data at least once every twenty bits. The system facilitates clock recovery and synchronization in apparatus employing bi-phase mark encoded data.

REFERENCES:
patent: 3924080 (1975-12-01), Caldwell
patent: 4133978 (1979-01-01), Hewlett, Jr.
patent: 4161719 (1979-07-01), Parikh et al.
patent: 4247936 (1981-01-01), Hustig
patent: 4740998 (1988-04-01), House
patent: 4744082 (1988-05-01), Fujimura et al.
patent: 4747112 (1988-05-01), Blondeau, Jr. et al.
patent: 4787095 (1988-11-01), Forth et al.

Affiliated with

Also associated with

Rating

Circuit arrangement for use in the time division multiplexed sig does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for use in the time division multiplexed sig, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for use in the time division multiplexed sig will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-941135