Circuit arrangement for suppression of interference signals

Details Circuit arrangement for suppression of interference signals Circuit arrangement for suppression of interference signals

1992-02-18

1993-05-18

Eisenzopf, Reinhard J.

Telecommunications

Receiver or analog modulated signal frequency converter

Noise or interference elimination

455307, 455308, 307521, 328127, H04B 110, H04B 126, H03B 504

Patent

active

052128296

ABSTRACT:
For suppressing interference signals in a multiplex signal an RC member which is preceded by a voltage divider is used. The voltage divider consists of a resistor and two diodes which are connected in parallel and in opposite directions and which perform a limitation with respect to a reference signal taken from the output of a fedback differential amplifier. The output signal of the RC member is applied to the non-inverting input of the differential amplifier. The limitation is carried out with respect to a reference signal corresponding to the signal smoothed by the RC member.

REFERENCES:
patent: 4204170 (1980-05-01), Kage
patent: 4419541 (1983-12-01), Rhode
patent: 4571548 (1986-02-01), Jordan
patent: 4742570 (1988-05-01), Ichikawa
patent: 4899389 (1990-02-01), Amazawa
"Understanding and Handling Noise", HF Communications Receivers: Theory and Design, U. Rohde, Nov. 1986, pp. 10-22.

Affiliated with

Also associated with

Rating

Circuit arrangement for suppression of interference signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for suppression of interference signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for suppression of interference signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-810404