Circuit arrangement for storing sampled analogue electrical curr

Details Circuit arrangement for storing sampled analogue electrical curr Circuit arrangement for storing sampled analogue electrical curr

1988-09-14

1989-09-12

Wong, Peter S.

Electricity: power supply or regulation systems

Self-regulating

Using a three or more terminal semiconductive device as the...

323317, 307353, 3072965, G05F 324

Patent

active

048663689

ABSTRACT:
An analogue current memory has a current input (1) which is connected to the input branch of a first current mirror circuit formed by two transistors (T4 and T8). The input and output branches of the first current mirror are isolated by a first switch (S1) which is controlled by a clock signal .phi.A. The output branch of the first current mirror is connected to the input branch of a second current mirror formed by two transistors (T9 and T12). The input and output branches of the second current mirror are isolated by a second switch (S2) which is controlled by a clock signal .phi.B which does not overlap the clock signal .phi.A. The first switch is closed during the first half of the sample period and the second switch is closed during the second half. A current fed to input 1 is mirrored by the transistor T8 while the first switch (S1) is closed and a first capacitor (CA) charges to the gate/source voltage of transistor T8. When the first switch opens the current through transistor T8 is maintained by the charge on the first capacitor. When the second switch (S2) closes the current supplied by transistor (T9) is mirrored onto transistor (T12) and hence to the output (6). When the second switch (S2) opens the current through transistor (T12) is maintained by the charge on a second capacitor (CB). Thus the output is valid when the second switch is open, i.e. during the period .phi.A of the next sample period.

REFERENCES:
patent: 4323796 (1982-04-01), Lathrope
patent: 4458200 (1984-07-01), Geller
patent: 4583037 (1986-04-01), Sooch
patent: 4585951 (1986-04-01), Wurzburg
patent: 4604584 (1986-08-01), Kelley
patent: 4694341 (1987-09-01), Soneda et al.
patent: 4703249 (1987-10-01), De La Plaza et al.

Affiliated with

Also associated with

Rating

Circuit arrangement for storing sampled analogue electrical curr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for storing sampled analogue electrical curr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for storing sampled analogue electrical curr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-919369