Circuit arrangement for receiving and/or transmitting serially a

Details Circuit arrangement for receiving and/or transmitting serially a Circuit arrangement for receiving and/or transmitting serially a

1985-06-04

1987-09-01

Williams, Jr., Archie E.

Boots, shoes, and leggings

G11C 700, G11C 1900

Patent

active

046912975

ABSTRACT:
For receiving and/or transmitting serially appearing binary signals to and from a processing device containing a microcomputer or microprocessor, the signal receiving lines carrying the serially appearing binary signals are connected by way of individual flip-flop elements to an input of the microcomputer or microprocessor, and signal output lines are connected by way of individual flip-flop elements to respective outputs of the microcomputer or microprocessor. In the microcomputer or microprocessor, the serial appearing binary signals are converted into parallel signals for processing, and the processed parallel signals are reconverted into serial signals for signal transmission.

REFERENCES:
patent: Re30182 (1979-12-01), Howson
patent: 3516074 (1970-06-01), Enomoto
patent: 3656150 (1972-04-01), Kato
patent: 4402078 (1983-08-01), Athenes
patent: 4426685 (1984-01-01), Lorentzen
"Peripheral Design Handbook", Intel Corporation, 1978, pp. 1-24,-1-39.

Affiliated with

Also associated with

Rating

Circuit arrangement for receiving and/or transmitting serially a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for receiving and/or transmitting serially a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for receiving and/or transmitting serially a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1268401