Circuit arrangement for profiling a programmable processor...

Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S032000

Reexamination Certificate

active

07840781

ABSTRACT:
Various approaches for profiling a target system are described. In one approach, a uni-directional, point-to-point bus has a single input port and a single output port. A target processor has a trace port coupled to the input port of the bus and is configured to execute a plurality of instructions one or more times. The target processor provides state data at the trace port and to the input port of the bus. A profile circuit arrangement is coupled to the output port of the first bus, and a memory is coupled to the profile circuit arrangement. The profile circuit arrangement is configured to read data from the output port of the first bus and write the data to the memory.

REFERENCES:
patent: 6073233 (2000-06-01), Chapman
patent: 6611891 (2003-08-01), Hewitt et al.
patent: 6834365 (2004-12-01), Bardsley et al.
patent: 7003699 (2006-02-01), Swaine et al.
patent: 7007201 (2006-02-01), Byrne et al.
patent: 7590911 (2009-09-01), Azimi et al.
patent: 7640472 (2009-12-01), Laschinsky et al.
patent: 2004/0170169 (2004-09-01), Swoboda et al.
patent: 2004/0250164 (2004-12-01), Ahmad et al.
patent: 2005/0268177 (2005-12-01), John
patent: 2006/0256877 (2006-11-01), Szczepanek et al.
Xilinx, Inc., “ChipScope Pro Serial IO Toolkit”, Apr. 2, 2007, 1 page, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 or http://www.xilinx.com/ise/optional—prod/cspro—siokit.htm.
Xilinx, Inc., “ChipScope Pro 9.1i Capabilities”, Apr. 2, 2007, 4 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Ziles, Craig B. et al., “A Programmable Co-Processor for Profiling”, 7th Int'l Symposium on High Performance Computer Architecture, Jan. 19, 2001, 12 pages, available from Computer Sciences Department, University of Wisconsin—Madison, 1210 West Dayton Street, Madison, WI 43706-1685.
Anderson, Jennifer M. et al., “Continuous Profiling: Where Have All the Cycles Gone?”, SRC Technical Note, Jul. 28, 1997, modified Sep. 3, 1997, 20 pages, available from Systems Research Center, 130 Lytton Avenue, Palo Alto, CA 94301.
Njoroge, Njuguna, “Statistical Profiler for Embedded IBM PowerPC”, XAPP545, Sep. 15, 2004, 7 pages, v1.0, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Dean, Jeffrey et al., “ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of Order-Processors”, Micron-30, Dec. 1, 1997, 8 pages, available from IEEE, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331.
IBM, “RISCWatch Debugger” User Manual, Fifteenth Edition, May 2003, 374 pages, available from IBM Corporation, 1 New Orchard Road, Armonk, New York, 10504-1722 or at http://www-306.ibm.com/chips/techlib/techlib.nsf/techdocs/8A70ED3C8215AC5E872569D90050295E.
Jenkins, IV, Jesse H., “Methods and Circuits for Realizing a Performance Monitor for a Processor from Programmable Logic” U.S. Appl. No. 10/402,057, filed Mar. 27, 2003, 23 pages, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Graham, Susan L.,grof: a Call Graph Execution Profiler, 1982, pp. PSD:18-1 to PSD:18-9, University of California Berkeley, Electrical Engineeing and Computer Science Department, Computer Science Division, Berkeley, California, USA.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit arrangement for profiling a programmable processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for profiling a programmable processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for profiling a programmable processor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4217366

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.