Circuit arrangement for linearizing the output signal of a test

Details Circuit arrangement for linearizing the output signal of a test Circuit arrangement for linearizing the output signal of a test

1977-04-06

1979-04-10

Demeo, Palmer C.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

Nonlinear

307229, 328143, 364573, G01R 1510

Patent

active

041491203

ABSTRACT:
A circuit arrangement for linearizing the output signal of a measuring sensor by comparing this output signal with a periodically repetitive signal which represents the measurement characteristic to be linearized. Upon equality of the compared signals, the instantaneous value of a periodically repetitive second signal, which is a linear function of time, is transmitted to form the linearized measurement signals. According to a preferred embodiment, the periodically repetitive signals are produced by digital devices.

REFERENCES:
patent: 3201575 (1965-08-01), Werner et al.
patent: 3555436 (1971-01-01), Elliott
patent: 3828255 (1974-08-01), Schoun

Affiliated with

Also associated with

Rating

Circuit arrangement for linearizing the output signal of a test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for linearizing the output signal of a test , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for linearizing the output signal of a test will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1074152