Coded data generation or conversion – Sample and hold
Reexamination Certificate
2008-04-01
2008-04-01
Young, Brian (Department: 2819)
Coded data generation or conversion
Sample and hold
Reexamination Certificate
active
11392351
ABSTRACT:
A circuit arrangement for generating switch-on signals for driving track-and-hold elements of an analog-to-digital converter operating with interleaved timing comprises a first input for inputting a common reference clock signal, at least one window device for generating clock signals which are interleaved with respect to one another in terms of timing and whose respective time windows in which the respective of the clock signals has a first logic level are derived from the reference clock signal, and at least one gate device for generating a switch-on signal. The gate device is connected downstream of the window device and combines logically the reference clock signal with a respective of the clock signals and with a further information item so that a time window of the switch-on signal is at least longer than the window of the reference clock signal.
REFERENCES:
patent: 4968988 (1990-11-01), Miki et al.
patent: 5294926 (1994-03-01), Corcoran
patent: 5990820 (1999-11-01), Tan
patent: 7049994 (2006-05-01), Tsujita
patent: 2001/0052864 (2001-12-01), Shimizu et al.
patent: 2003/0151441 (2003-08-01), Neff
German Office Action dated Nov. 24, 2005.
Infineon - Technologies AG
Jenkins Wilson Taylor & Hunt, P.A.
Young Brian
LandOfFree
Circuit arrangement for generating switch-on signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for generating switch-on signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for generating switch-on signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3917646