Circuit arrangement for detecting error in print control apparat

Details Circuit arrangement for detecting error in print control apparat Circuit arrangement for detecting error in print control apparat

1983-08-26

1986-11-04

Williams, Jr., Archie E.

Boots, shoes, and leggings

364518, 364519, 371 34, 371 20, 371 67, G06F 312

Patent

active

046213430

ABSTRACT:
In a printer of the type arranged to fire print hammers in accordance with the result of comparison between character codes and print data such that a plurality of subscans are effected during an interval in which a type carrier moves by a distance corresponding to character pitch, a flag bit storing region is provided to a character code memory and/or a print data memory. Data indicative of numerical order of subscans from a print control circuit is added to several lower bits of data used to designate the address of the character code memory, and the resultant sum is compared with the flag bits read out from the flag bit storing region to see whether the addresses of the character code memory are correctly accessed. Another flag bit storing region is provided to a print data memory, and these flag bits are read out and compared with the data indicative of the numerical order of subscans to see if the addresses of the print data memory are correctly accessed. When an address of the character code memory and/or the print data memory is detected to be in error, an error signal is produced to interrupt printing.

REFERENCES:
patent: 3629861 (1971-12-01), Marsh et al.
patent: 3665403 (1972-05-01), Igel et al.
patent: 3672297 (1972-06-01), Berglund et al.
patent: 3760366 (1973-09-01), Gregor et al.
patent: 3795186 (1974-03-01), Curtiss et al.
patent: 3921517 (1975-11-01), Barcomb et al.
patent: 4386415 (1983-05-01), Chadra
patent: 4425844 (1984-01-01), Carrington et al.
patent: 4493084 (1985-01-01), Adachi
F. W. Schaaf, Serial Printer Error Correction, IBM Tech. Discl. Bulletin, (vol. 4, No. 11, Apr. 1962), pp. 14-15.
J. A. Clegg et al, Printer Hammer Error Check Circuitry, IBM Tech. Discl. Bull., (vol. 22, No. 9, Jul. 1979), pp. 719-725.
T. L. Schappe, Hammer Check Identification, IBM Tech. Discl. Bull., (vol. 11, No. 7, Dec. 1968), pp. 816-817.
V. C. Martin, Hammer Check Logic, pp. 125-126; F. W. Schaaf et al, Print Hammer Check System, pp. 127-128; (IBM Tech. Discl. Bull., vol. 6, No. 4).
"TTL-Kochbuch", Texas Instruments, TM 650/1172, 1st Printing, pp. 91-94.

Affiliated with

Also associated with

Rating

Circuit arrangement for detecting error in print control apparat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for detecting error in print control apparat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for detecting error in print control apparat will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-699762