Multiplex communications – Wide area network – Packet switching
Patent
1988-07-13
1990-02-27
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370112, H04J 302
Patent
active
049052365
ABSTRACT:
The reading times for a designational reading of information communicated via an ISDN-oriented interface are formed for a recording device and transmitted thereto with the assistance of a circuit arrangement, being formed from bit clock signals and bit group clock signals, which define the boundaries of the bit groups comprising 32 bits, that are present in an ISDN-oriented interface. The reading times present in the form of bit clock pulses inform the recording device of the times at which the information are to be read and subsequently stored. The circuit arrangement contains a shift register that is formed by a plurality of registers corresponding in number to the plurality of bits of a bit group, a reset device that is realized, for example, by an inverter and a switch, and also contains an AND gate and a plurality of switch devices whose setting determines which information are, respectively, bits of a bit group are to be read and stored.
REFERENCES:
patent: 4797654 (1989-01-01), Young et al.
patent: 4821264 (1989-04-01), Kim
Telcom Report 9 (1986) No. 4 pp. 230 to 234; "VLSI Chips for Basic Access in the IOM-Architecture".
Leibe Gerhard
Weiss Albert
Olms Douglas W.
Siemens Aktiengesellschaft
LandOfFree
Circuit arrangement for designational reading of information of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for designational reading of information of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for designational reading of information of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179220