Communications: electrical – Digital comparator systems
Patent
1974-12-27
1976-06-01
Atkinson, Charles E.
Communications: electrical
Digital comparator systems
G06F 1100, H04L 700
Patent
active
039613119
ABSTRACT:
A code receiver of a data-transmission system, using regular or abbreviated cyclic codes wherein each n-bit code word consists of k information bits and (n-k) redundancy bits together constituting the coefficients of a complex polynomial which is a multiple of a predetermined generator polynomial, comprises a shift register for the incoming code words with (n+2s) stages. The n central stages of that shift register temporarily store, during each transmission cycle, the n bits of the code word while the last s bits of the immediately preceding word and the first s bits of the immediately following word are stored in respective supplemental stages. A divider, connected to the central section of the shift register, calculates the remainder of a division of the composite polynomial by the generator polynomial and feeds the result to three discriminating networks which ascertain, respectively, whether the remainder (a) is zero, (b) contains bits characteristic of a backward slip by up to s code bits, or (c) contains bits characteristic of a forward slip by up to s code bits. In case (a), the stored code word is read out to a load such as a message decoder. In case (b), the shift register is stepped to perform a compensating forward shift; in case (c) it is stepped in the reverse sense. If the shift results in a zero remainder, the modified code word is read out; otherwise, the shift register is restored and an error signal is generated, this error signal coming also into existence if none of the three discriminating networks has an output.
REFERENCES:
patent: 3394224 (1968-07-01), Helm
patent: 3466601 (1969-09-01), Tong
patent: 3550082 (1970-12-01), Tong
patent: 3562710 (1971-02-01), Halleck
patent: 3571794 (1971-03-01), Tong
patent: 3596245 (1971-07-01), Finnie et al.
patent: 3648237 (1972-03-01), Frey, Jr. et al.
patent: 3733585 (1973-05-01), Merlo
Loiudice Mario
Pavoni Gustavo
Repossi Enzo
Atkinson Charles E.
Dubno Herbert
Ross Karl F.
Societa Italiana Telecomunicazioni Siemens S.p.A.
LandOfFree
Circuit arrangement for correcting slip errors in receiver of cy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for correcting slip errors in receiver of cy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for correcting slip errors in receiver of cy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2405388