Circuit arrangement for a clock generator

Details Circuit arrangement for a clock generator Circuit arrangement for a clock generator

1994-10-20

1996-06-25

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327244, 331 10, 331 49, H03L 700

Patent

active

055303897

ABSTRACT:
To ensure error-free transmission of digital information, very stringent requirements are placed on the accuracy and stability of the clock generators. It is known to use microprocessor-controlled digital phase-locked loops for this purpose, which contain costly high-stability crystal oscillators. An accurate system clock signal is to be provided even if the reference clock signal fails. Contradictory requirements are placed on the phase-locked loops, namely, on the one hand, a wide bandwidth to achieve a small time interval error, and, on the other hand, a narrow bandwidth to minimize the effect of jitter and wander on clock accuracy if the reference clock signal should fail. The invention provides a circuit arrangement for a low-cost clock generator which generates a highly accurate clock frequency even in the event of a failure of the reference clock signal. According to the invention, the contradictory requirements placed on a phase-locked loop are divided between two phase-locked loops which are both controlled by a microprocessor and have only one fixed-frequency generator associated with them. A first phase-locked loop (1) with a narrow bandwidth is connected via a switch (3) to a second, wide-bandwidth phase-locked loop. If the reference clock signal fails, the output of the first phase-locked loop (1) will be switched as an internal reference clock to the second phase-locked loop (2).

REFERENCES:
patent: 3898579 (1975-08-01), Aldridge
patent: 4355364 (1982-10-01), Gudat
patent: 4980652 (1990-12-01), Tarusawa et al.
patent: 4980899 (1990-12-01), Troost et al.
patent: 5023572 (1991-06-01), Caldwell et al.
patent: 5052028 (1991-09-01), Zwack
patent: 5124670 (1992-06-01), Lawton
patent: 5142247 (1992-08-01), Lada, Jr. et al.
patent: 5349310 (1994-09-01), Rieder et al.
patent: 5371480 (1994-12-01), Hedberg et al.
patent: 5414390 (1995-05-01), Kovacs et al.
patent: 5434888 (1995-07-01), Fukuchi
patent: 5463351 (1995-10-01), Marko et al.
"Neue Taktgeneratoren fur EWSD", telecom report 9 (1986) Heft 4, pp. 263-269 by Ernest, W., Hartmann, H. L.

Affiliated with

Also associated with

Rating

Circuit arrangement for a clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement for a clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for a clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2192166