Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2005-02-14
2010-06-15
Jackson, Stephen W (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S091100, C361S111000, C361S118000
Reexamination Certificate
active
07738222
ABSTRACT:
A circuit arrangement for protecting an integrated semiconductor circuit includes a protection circuit connected between an element to be protected and a reference potential. The protection circuit includes a thyristor structure. The circuit arrangement also includes a control circuit configured to drive the protection circuit by generating a plurality of control signals drive an active element of the protection circuit.
REFERENCES:
patent: 5982601 (1999-11-01), Lin
patent: 6091593 (2000-07-01), Lin
patent: 6177298 (2001-01-01), Quigley
patent: 6233130 (2001-05-01), Lin
patent: 6465848 (2002-10-01), Ker et al.
patent: 6469325 (2002-10-01), Ishizuka et al.
patent: 6552886 (2003-04-01), Wu et al.
patent: 6618233 (2003-09-01), Russ et al.
patent: 6747861 (2004-06-01), Ker et al.
patent: 6803633 (2004-10-01), Mergens et al.
patent: 7064393 (2006-06-01), Mergens et al.
patent: 7212387 (2007-05-01), Duvvury et al.
patent: 7295411 (2007-11-01), Arai et al.
patent: 7440248 (2008-10-01), Arai et al.
patent: 7545614 (2009-06-01), Traynor et al.
patent: 2008/0285199 (2008-11-01), Deutschmann et al.
patent: 1236485 (1999-11-01), None
patent: 1402346 (2003-03-01), None
patent: 102004007241 (2005-09-01), None
patent: 102004029008 (2006-01-01), None
patent: 0 822 596 (1998-02-01), None
patent: 2003-526200 (2003-02-01), None
patent: 2000-0008809 (2000-05-01), None
patent: WO01/11685 (2001-02-01), None
Examination report with translation for Korean Application 10-2006-7016180.
Examination report for corresponding application EP05707380.1.
Ming-Dou Ker et al SCR Device with Double-Triggered Technique for On-Chip ESD Protection in Sub-Quarter-Micron Silicided CMOS Processes, IEEE Trans. on Device and Materials Reliability, vol. 3., No. 3, Sep. 2003; XP 002346581.
English translation of Written Opinion for PCT/EP2005/001476.
Azais et al., “A Novel SCR-based Protection Structure Against ESD with Efficient Multi-finger Triggering”, LIRMM, University Montpellier 11/CNRS, Montpellier, France STMicroelectronics, Central R&D, Crolles, France.
Chojecki Pawel
Deutschmann Bernd
Fankhauser Bernd
Mayerhofer Michael
Austriamicrosystems AG
Fish & Richardson P.C.
Jackson Stephen W
Patel Dharti H
LandOfFree
Circuit arrangement and method for protecting an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement and method for protecting an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement and method for protecting an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4217712