Circuit arrangement and method for operating a circuit...

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S292000

Reexamination Certificate

active

07495502

ABSTRACT:
A circuit arrangement including a voltage supply device, which has an output, and that provides a variable supply voltage, a supply-voltage-controlled clock generator, which is coupled to the output of the voltage supply device, and that provides a system clock signal having a variable effective system clock frequency, a circuit section having a supply terminal, which is coupled to the output of the voltage supply device, and a clock input, which receives the system clock signal, and a regulating device that determines a supply-voltage-dependent supply current value and detects the extent to which the supply current value lies within a predetermined current value range, and which is coupled to the voltage supply device such that the supply voltage is regulated based on whether the supply current value lies within the predetermined current value range.

REFERENCES:
patent: 4309650 (1982-01-01), Boros et al.
patent: 5568083 (1996-10-01), Uchiyama et al.
patent: 5760636 (1998-06-01), Noble et al.
patent: 5812004 (1998-09-01), Little
patent: 6484041 (2002-11-01), Aho et al.
patent: 7049797 (2006-05-01), Fukui et al.
patent: 7194647 (2007-03-01), Flynn
“Intels Dual-Core-Prozessor Montecito nimmt Formen an;” Electronik May 2005.
Akui et al., “Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor;” IEEE International Solid-State Circuits Conference 2004, pp. 64-65 (Sony).
Chou, Sunlin, “Integration and Innovation in the Nanoelectronics Era;” IEEE International Solid-State Circuits Conference 2005, pp. 36-38 (Intel).
Nakai et al., “Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor;” IEEE Journal of Solid-State Circuits, 2005;40(1):28-34.
Rohrer, et al., “PowerPC 970 in 130nm and 90nm Technologies;” IEEE International Solid-State Circuits Conference 2004, pp. 68-69 (IBM).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit arrangement and method for operating a circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit arrangement and method for operating a circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement and method for operating a circuit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4058901

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.