Oscillators – Ring oscillators
Reexamination Certificate
2005-02-01
2005-02-01
Shingleton, Michael B (Department: 2817)
Oscillators
Ring oscillators
C331S017000, C331S034000
Reexamination Certificate
active
06850124
ABSTRACT:
Circuits, architectures, and methods for tracking a phase locked loop (PLL) configuration such that its VCO gain is essentially a linear function of its feedback divider factor over a wide frequency range. The circuit generally includes an oscillator loop having (2n+1) stages, where n is an integer of at least 1, and at least three of the stages comprise a delay circuit and a characteristic control circuit configured to (i) receive divider information and (ii) set or change a delay characteristic of the delay circuit in response to the divider information. The architectures generally relate to PLLs that include a circuit embodying one or more of the inventive concepts disclosed herein. The method generally includes the steps of generating a periodic signal from an oscillator, dividing the periodic signal by a first number, and setting a characteristic property of at least part of the oscillator in accordance with the first number. The present invention advantageously tracks changes to a PLL and adjusts the VCO gain dynamically and in a predictable and controllable manner in response to such changes. The present invention avoids noisy and/or complicated charge pump and/or filter designs, and advantageously improves PLL stability, reliability and/or performance.
REFERENCES:
patent: 5399994 (1995-03-01), Siniscalchi et al.
patent: 5801934 (1998-09-01), Lacey et al.
patent: 5892670 (1999-04-01), Lacey et al.
patent: 5999425 (1999-12-01), Lacey et al.
patent: 20020105387 (2002-08-01), Jovenin
Chen, “A Power-Efficient Wide-Range Phase-Locked Loop,” IEEE J. Sol. St. Circuits, 37(1), 51-6.
CY7B991-2 Programmable Skew Clock Buffer Data Sheet, Cypress Semiconductor Corp., San Jose, CA.
CY7B995 RoboClock(R) Clock Buffer Data Sheet, Cypress Semiconductor Corp., San Jose, CA.
“Everything You Need to Know About CY7B991/2 . . . ,” Cypress Semiconductor Corp., San Jose, CA.
Marvell International Ltd.
Shingleton Michael B
LandOfFree
Circuit, architecture and method for tracking loop bandwidth... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit, architecture and method for tracking loop bandwidth..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit, architecture and method for tracking loop bandwidth... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3444530