Patent
1995-12-15
1997-07-29
Ray, Gopal C.
39542101, G06F 1340, G06F 1202
Patent
active
056528477
ABSTRACT:
A microcontroller or microprocessor architecture with a multiplexed address and data bus wherein the high order address bits are multiplexed with the low order data bits. Under this scheme, the low order address bits are connected directly to the memory and the high order address bits are latched by an address latch which captures the data on the bus when an address latch enable (ALE) signal is asserted. With the high order address bits multiplexed with the data bits, multiple data transfers can be performed without repeated address cycles since there is no need to place the high address bits which have already been latched on the multiplexed bus. The address and data buses are demultiplexed when the high order address bits are latched using ALE. When the address crosses the page boundary, the crossover is detected, by comparing the current high order address bits with the high order address bits of the previous bus cycle, and an address cycle is generated.
REFERENCES:
patent: 4422142 (1983-12-01), Inaba et al.
patent: 4613953 (1986-09-01), Bush et al.
patent: 4860198 (1989-08-01), Takenaka
patent: 5113369 (1992-05-01), Kinoshita
patent: 5262991 (1993-11-01), Pope
patent: 5263141 (1993-11-01), Sawaki et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5369651 (1994-11-01), Marisetty
patent: 5519872 (1996-05-01), Khandekar et al.
LandOfFree
Circuit and system for multiplexing data and a portion of an add does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and system for multiplexing data and a portion of an add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and system for multiplexing data and a portion of an add will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-639401