Static information storage and retrieval – Floating gate
Patent
1998-01-20
1999-11-02
Nelms, David
Static information storage and retrieval
Floating gate
36518511, 36518905, 36523008, G11C 1614
Patent
active
059782625
ABSTRACT:
A portable data carrier (10) embodies an integrated circuit (12) with an EEPROM (24). The EEPROM has a number of rows of memory cells (32, 38, 44) each having outputs respectively coupled to bit lines (50, 54, 56), and control inputs coupled to a common control line (132). The bit lines each include a latch (60, 62, 64) that is set to provide a programming voltage (VPP) during write mode. The bit lines have serial switches (78, 80, 82) that break continuity when writing to the latches. The bit line latches are made transparent to the bit lines during read mode. The common control line is coupled through a programming transistor (130) to an erase line (72). The erase line must be driven to a programming voltage during erase mode. The erase line uses one of the bit line latches to provide its programming voltage.
REFERENCES:
patent: 4408306 (1983-10-01), Kuo
patent: 4751678 (1988-06-01), Raghunathan
patent: 5297081 (1994-03-01), Challa
patent: 5297096 (1994-03-01), Terada et al.
patent: 5337281 (1994-08-01), Kobayashi et al.
patent: 5526307 (1996-06-01), Yiu et al.
patent: 5533123 (1996-07-01), Force et al.
Dechamps Paul
Marquot Alexis
Tarbouriech Jean-Claude
Lam David
Motorola Inc.
Nelms David
LandOfFree
Circuit and method of latching a bit line in a non-volatile memo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method of latching a bit line in a non-volatile memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method of latching a bit line in a non-volatile memo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2144441