Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By phase
Reexamination Certificate
2000-10-30
2002-06-11
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By phase
C327S047000, C327S049000
Reexamination Certificate
active
06404240
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to phase and frequency lock detection circuits, and more particularly, to three state phase frequency lock detectors.
BACKGROUND OF THE INVENTION
Phase-lock loops (PLL'S) and their associated phase lock detection circuits are widely used in modern communications systems, telemetry, timing and frequency control and instrumentation systems. PLL's are critical for communication applications where the frequency and phase of the transmitted carrier frequency contain the information to be communicated. Accordingly, providing a method whereby phase and frequency errors within the transmission carrier can be minimized is desirable. Phase coherent and frequency coherent communication systems, utilizing PLL's to maintain phase and frequency coherency, is one method which can be utilized to minimize communication errors.
Three state phase and frequency detectors (PFD's) provide a method of frequency and phase control whereby phase pulses are used to provide instantaneous phase information about the positive and negative phase error between a reference signal and a feedback signal. Positive phase pulses, or UP pulses, provided by the PFD indicate that the phase of the feedback signal must be advanced relative to the reference signal. Negative phase pulses, or DOWN pulses, provided by the PFD indicate that the phase of the feedback signal must be retarded relative to the reference signal. Three state lock detection circuits use the information provided by the UP and DOWN pulses to provide a lock detect signal. The lock detect signal provides information about the state of the PLL, which can be used to control the bandwidth of the PLL.
Prior art three state lock detection circuits provide information about the lock state of the PLL, however, the information is generally not available instantaneously. In general, prior art lock detection circuits lag the actual state of the PLL by several cycles. In other words, lock detect indications provided by prior art lock detection circuits are not real time. In addition, prior art lock detection circuits are severely limited by high frequency applications. Prior art lock detection circuits generally operate in the tens to hundreds of megahertz, whereas, current technology trends are demanding gigahertz operation.
A need exists, therefore, for lock detect circuits operating in combination with three state phase frequency detectors to provide near real time lock detect information at gigahertz operating speeds.
REFERENCES:
patent: 3936758 (1976-02-01), Kostelnicek et al.
patent: 4480198 (1984-10-01), Gass
patent: 5159279 (1992-10-01), Shenoi et al.
patent: 5459765 (1995-10-01), Meyer et al.
patent: 5568072 (1996-10-01), Schoellkopf
patent: 5740211 (1998-04-01), Bedrosian
R. C. Den Dulk, “Digital PLL Lock-Detection Circuit” Jul. 7, 1988 Electronics Letters vol. 24 No. 14.
Hakkal Harsha Sharath
Hughes Joseph Jason
Semiconductor Components Industries LLC
Wells Kenneth B.
LandOfFree
Circuit and method of a three state phase frequency lock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method of a three state phase frequency lock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method of a three state phase frequency lock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2939418