Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-05-08
2000-08-08
Malzahn, David H.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 1710
Patent
active
061015172
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is directed to a circuit and method for the multiple use of a digital transversal filter wherein, in a coefficient block having n coefficients, two multiplier units are provided which are subject to multiple use if an internal clock of the filter is faster, by an integral order of magnitude, than an external clock which is required by the filter.
2. Description of the Prior Art
Bit plane and modified bit plane architectures are often used for the highly efficient implementation of digital transversal filters. If the necessary external data rate (sampling rate) at which a filter function is to be carried out is significantly below the internal data rate with which filter switching operations can be implemented using modern switching technologies, a reduction in the chip area for a given throughput rate of the transversal filter can be achieved through the multiple use of the transversal filter.
During multiple use of the transversal filter, a plurality of arithmetic substeps are successively carried out at a plurality of internal clock pulses during one external clock pulse in an arithmetic unit. In such a case, it is necessary to ensure, in particular, that the additional expenditure on the sequential feeding of the operands for the arithmetic substeps as well as the storage of intermediate results is not too large.
Bases for the implementation of digital transversal filters in bit plane and modified bit plane architectures are known and described in T. Noll, Carry-Save Architectures for High-Speed Digital Signal Processing, Journal of the VLSI Signal Processing, Vol. 3, Kluwer Academic Publishers, Boston, pp. 121-140, 1991).
In circuit arrangements in which the necessary external data rate at which a transversal filter function is to be carried out is higher than the internal data rate with which transversal filter switching operations can be implemented, it is possible to use linearly scaling parallelization concepts which are known (U. Seuben et al, Digitale Filter fur Videosignale, Design und Elektronik [digital filters for video signals, design and electronics], No. 9, page 69, 1991).
The connecting together of a plurality of component filters to form one complex-valued filter is described, for example, in S. Quereshi, Adaptive Equalization, Proc. of the IEEE, Vol. 73, No. 9, pp. 1349 to 1387, 1985). M. Vaopel and H. Meyr, High Speed FIR Filter Architectures with Scalable Rates, Internat. Symposium on Circuits and System (ISCAS) VLSI, London, May 40-June 2, Vol. 4, May 30, 1994 discloses principles of high-speed FIR filter architectures (FIR=Finite Impulse Response).
SUMMARY OF THE INVENTION
The present invention is directed toward a circuit and method which permit the multiple use of a digital transversal filter.
The circuit permits multiple use of a digital transversal filter if the internal data rate of the digital filter is an integral order of magnitude higher than the necessary external data rate with which the digital transversal filter must "filter" data.
As a result of the fact that in each case two multiplier units are provided for the multiplication of a coefficient by an input data word, and a plurality of coefficient bits are multiplied by the respectively present input data word, in each case at an external clock, in the multiplier cells, a reduction in the necessary chip area is achieved when the digital transversal filter is implemented.
Accordingly, in an embodiment of the present invention, a circuit of a digital filter is provided which includes a circuit input to which an input word can be fed; n coefficient blocks wherein each coefficient block further includes a first multiplier unit, a second multiplier unit, a first adder unit wherein a first input of the first adder unit is connected to an output of the first multiplier unit, a second adder unit wherein a first input of the second adder unit is connected to an output of the second multiplier unit, a first delay unit wherein an input of the first de
REFERENCES:
patent: 5381357 (1995-01-01), Wedgwood et al.
patent: 5790439 (1998-08-01), Yamanaka et al.
patent: 5831879 (1998-11-01), Yom et al.
Digital Signal Processing, by Alan V. Oppenheim et al., pp. 148-153.
Videocodec--Vollstandig digital pp. 54-62, Elektronik Sep. 1991.
Carry Save Architectures for High-Speed Digital Signal Processing, by Tobias G. Noll, pp. 121-140, J. of VLSI Signal Processing, 1991.
Adaptive Equalization, Shahid Qureshi, pp. 1349-1387, Proceedings of the IEEE, vol. 73, No. 9 Sep. 1985.
High Speed FIR Filter Architectures with Scalable Sample Rates, by Martin Vaupel et al., pp. 127-130.
Digitale Filter fur Videosignale p. 69, Design & Elektronik 9 vom Apr. 23, 1991.
Malzahn David H.
Siemens Aktiengesellschaft
LandOfFree
Circuit and method for the multiple use of a digital transversal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for the multiple use of a digital transversal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for the multiple use of a digital transversal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1159930