Circuit and method for suppression of electromagnetic...

Details Circuit and method for suppression of electromagnetic... Circuit and method for suppression of electromagnetic...

2007-05-08

2007-05-08

Tran, Thien F (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Transmission line lead

C257S665000

Reexamination Certificate

active

10794185

ABSTRACT:
Apparatus for suppressing noise and electromagnetic coupling in the printed circuit board of an electronic device includes an upper conductive plate and an array of conductive coplanar patches positioned a distance t2from the upper conductive plate. The distance t2is chosen to optimize capacitance between the conductive coplanar patches and the upper conductive plate for suppression of noise or electromagnetic coupling. The apparatus further includes a lower conductive plate a distance t1from the array of conductive coplanar patches and conductive rods extending from respective patches to the lower conductive plate.

REFERENCES:
patent: 5010641 (1991-04-01), Sisler
patent: 5079069 (1992-01-01), Howard et al.
patent: 5450046 (1995-09-01), Kosugi et al.
patent: 5451917 (1995-09-01), Yamamoto et al.
patent: 5870274 (1999-02-01), Lucas
patent: 5886597 (1999-03-01), Riad
patent: 5912597 (1999-06-01), Inagawa et al.
patent: 5973929 (1999-10-01), Arakawa et al.
patent: 6061025 (2000-05-01), Jackson et al.
patent: 6075485 (2000-06-01), Lilly et al.
patent: 6262495 (2001-07-01), Yablonowitch et al.
patent: 6366443 (2002-04-01), Devoe et al.
patent: 6411261 (2002-06-01), Lilly
patent: 6476711 (2002-11-01), McKinzie, III
patent: 6512494 (2003-01-01), Diaz et al.
patent: 6525695 (2003-02-01), McKinzie, III
patent: 6538538 (2003-03-01), Hreish et al.
patent: 6542342 (2003-04-01), Hayashi et al.
patent: 6542352 (2003-04-01), Devoe et al.
patent: 6567048 (2003-05-01), McKinzie et al.
patent: 6587327 (2003-07-01), Devoe et al.
patent: 6590531 (2003-07-01), McKinzie, III et al.
patent: 6646605 (2003-11-01), McKinzie, III et al.
patent: 6670932 (2003-12-01), Diaz et al.
patent: 6690327 (2004-01-01), McKinzie, III et al.
patent: 6751082 (2004-06-01), Devoe et al.
patent: 6753218 (2004-06-01), Devoe et al.
patent: 6768476 (2004-07-01), Lilly et al.
patent: 6774866 (2004-08-01), McKinzie, III et al.
patent: 6774867 (2004-08-01), McKinzie, III et al.
patent: 6816356 (2004-11-01), Devoe et al.
patent: 6831602 (2004-12-01), McKinzie, III et al.
patent: 6867746 (2005-03-01), Mendolia et al.
patent: 6888316 (2005-05-01), Seo et al.
patent: 6897831 (2005-05-01), McKinzie, III et al.
patent: 6906674 (2005-06-01), McKinzie, III et al.
patent: 6917343 (2005-07-01), Sanchez et al.
patent: 6933895 (2005-08-01), Mendolia et al.
patent: 6937192 (2005-08-01), Mendolia et al.
patent: 6970341 (2005-11-01), Devoe et al.
patent: 6501427 (2005-12-01), Lilly et al.
patent: 2002/0183013 (2002-12-01), Auckland et al.
patent: 2003/0011522 (2003-01-01), McKinzie et al.
patent: 2003/0025637 (2003-02-01), Mendolia et al.
patent: 2003/0043071 (2003-03-01), Lilly et al.
patent: 2003/0071763 (2003-04-01), McKinzie, III et al.
patent: 2003/0137457 (2003-07-01), McKinzie, III et al.
patent: 2005/0029632 (2005-02-01), McKinzie, III et al.
patent: 2005/0205292 (2005-09-01), Rogers et al.
patent: 2005/0224912 (2005-10-01), Rogers et al.
Ramesh Abhari and George V. Eleftheriades, “Suppression of the Parallel-Plate Noise in High Speed Circuits Using a Metallic Electromagnetic Band-Gap Structure,” 2002 IEEE Microwave Theory and Techniques International Symposium, pp. 493-496.
Telesphor Kamgaing and Omar M. Ramahi, “High-Impedance Electromagnetic Surfaces for Parallel-Plate Mode Suppression in High Speed Digital Systems,” IEEE 11th Topical Meeting on Electrical Performance of Electronic Packaging, Oct. 21-23, 2002, Monterey, CA, pp. 279-282.
Telesphor Kamgaing and Omar M. Ramahi, “A Novel Power Plane with Integrated Simultaneous Switching Noise Mitigation Capability Using High Impedance Surface,” IEEE Microwave and Wireless Components Letters, vol. 13, No. 1, Jan. 2003, pp. 21-23.
S. Clavijo, R. Diaz, and W. McKinzie, “Design Methodology for Sievenpiper High-Impedance Surfaces: An Artificial Magnetic Conductor for Positive Gain Electrically Small Antennas.” Submitted in Oct. 2002 to theIEEE Transactions on Antennas and Propagationfor publication in their Special Issue on Metamaterials. Publication date TBD.
S. Van den Berghe, F. Olyslager, D. De Zutter, J. De Moerloose, and W. Temmerman, “Study of the Ground Bounce Caused by Power Plane Resonances,”IEEE Trans. Electromag. Compat., vol. 40, No. 2, pp. 111-119, May 1998.
N. Na, J. Choi, S. Chun, M. Swaminathan, and J. Srinivasan, “Modeling and Transient Simulation of Planes in Electronic Packages,”IEEE Trans. Advanced Packaging, vol. 23, No. 3, pp. 340-352, Aug. 2000.
S. Chun, M. Swaminathan, L. D. Smith, J. Srinivasan Z. Jin and M. K. Iyer, “Modeling of Simultaneous Switching Noise in High Speed Systems,”IEEE Trans. Advanced Packaging, vol. 24, No. 2, pp. 132-142, May 2001.
T. Tarvainen, “Simplified Modeling of Parallel Plate Resonances on Multilayer Printed Circuit Boards,”IEEE Trans. Electromag. Compat., vol. 42, No. 3, pp. 284-289, Aug. 2000.
A. R. Djordjevic and T.K. Sarkar, “An Investigation of Delta-I noise on Integrated Circuits,”IEEE Trans. Electromag. Compat., vol. 35, No. 2, pp. 134-147, May 1993. [6] L. D. Smith, “Simultaneous Switch Noise and Power Plane Bounce for CMOS technology,”Proc. IEEE 8th Topical Meeting Elect. Perform. Electron. Packag., San Diego, CA, pp. 163-166, Oct. 1999.
L. D. Smith, “Simultaneous Switch Noise and Power Plane Bounce for CMOS technology,”Proc.IEEE 8th Topical Meeting Elect. Perform. Electron. Packag., San Diego, CA, pp. 163-166, Oct. 1999.
K. Lee and A. Barber, “Modeling and Analysis of Multichip Module Power Supply planes,”IEEE Trans. Comp., Packaging, Manuf., Tech.-PART B, vol. 18, No. 4, pp. 628-638, Nov. 1995.
Edward R. Pillai, “Coax Via—A Technique to Reduce Crosstalk and Enhance Impedance Match at Vias in High-Frequency Multilayer Packages Verified by FDTD and MoM Modeling,”IEEE Trans. Microwave Theory Tech., vol. 45, No. 10, pp. 1981-1985, Oct. 1997.
H. H. Wu, J. W. Meyer, K. Lee and A. Barber “Accurate Power Supply and Ground Plane Pair Models,”IEEE Trans. Advanced Packaging, vol. 22, No. 3, pp. 259-266, Aug. 1999.
W. Pinello, A. C. Cangellaris and A. Ruehli, “Hybrid Electromagnetic Modeling of Noise Interactions in Packaged Electronics Based on the Partial-Element Equivalent Circuit Formulation,”IEEE Trans. Microwave Theory Tech., vol. 45, No. 10, pp. 1889-1896, Oct. 1997.
B. Archambeault and A. E. Ruehli, “Analysis of Power/Ground-plane EMI Decoupling Performance Using the Partial-Element Equivalent Circuit Technique,”IEEE Trans. Electromag. Compat., vol. 43, No. 4, pp. 437-445, Nov. 2001. p. 18 of 15119.
M. Piket-May, A. Taflove and J. Baron, “FD-TD Modeling of Digital Signal Propagation in 3-D Circuits with Passive and Active Loads,”IEEE Trans. Microwave Theory Tech., vol. 42, No. 8, pp. 1514-1523, Aug. 1994.
R. Mittra, W. D. Becker and P. H. Harms, “A General Purpose Maxwell Solver for the Extraction of Equivalent Circuits of Electronic Package Components for Circuit Simulation,”IEEE Trans. Circuits and Systems-Part 1: Fundamental Theory and Applications, vol. 39, No. 11, pp. 964-973, Nov. 1992.
T. H. Hubing, J. L. Drewniak, T. P. Van Doren and D. M. Hockason, “Power Bus Decoupling on Multilayer Printed Circuit Boards,”IEEE Trans. Electromag. Compat., vol. 37, No. 2, pp. 155-166, May 1995.
International Search Report dated Apr. 19, 2005, for International Application No. PCT/US2005/13235.
International Search Report dated Oct. 21, 2005, for International Application No. PCT/US2005/06784.
Daniel R. Sievenpiper, “High-Impedance Electromagnetic Surfaces,” Dissertation, UCLA Electrical Engineering Dept., filed Jan. 1999.
Abhari et al., Metallo-Dielectric Electromagnetic Bandgap Structures for Suppression and Isolation of the Parallel-Plate Noise in High Speed Circuits, IEEE Trans., MTT, vol. 51, No. 6, Jun. 2003.
Kamgaing et al., “Electromagnetic Band-Gap Structures for Multiband Mitigation of Resonant Modes in Parallel-Plane Waveguides”, I

Affiliated with

Also associated with

Rating

Circuit and method for suppression of electromagnetic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for suppression of electromagnetic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for suppression of electromagnetic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3751725