Circuit and method for processing communication packets and...

Details Circuit and method for processing communication packets and... Circuit and method for processing communication packets and...

2006-06-27

2006-06-27

Pezzlo, John (Department: 2662)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S476000, C370S535000, C710S054000

Reexamination Certificate

active

07068673

ABSTRACT:
Method and apparatus for processing data packets within a communication system such as a synchronous optical network (SONET) detect an invalid byte and drop and shift bytes of data to address an invalid byte. A method according to one embodiment of the present invention, includes receiving a first data packet in the communication system. Thereafter, it is determined whether this packet ends with both a valid byte and an invalid byte of data. If both the valid and invalid bytes are present, the invalid byte is dropped and a valid byte from a succeeding data packet is concatenated with the valid byte of the first data packet, and byte shifting occurs in the succeeding data packet. Byte shifting continues until a second packet ending with an invalid byte is encountered. Skipping a clock cycle at the end of the second packet with the invalid byte results in packets with only valid data.

REFERENCES:
patent: 5862206 (1999-01-01), Thomas et al.

Affiliated with

Also associated with

Rating

Circuit and method for processing communication packets and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for processing communication packets and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for processing communication packets and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3670894