Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2008-01-15
2008-01-15
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
11228552
ABSTRACT:
A multi-function modulo processor architecture is capable of performing multiple modulo mathematic operations. The modulo processor includes a pipeline processing portion that iteratively computes a running partial modulo product using the operands of a modulo mathematic argument to obtain one or more final partial modulo products. The final partial modulo product is post-processed to obtain the final result.
REFERENCES:
patent: 5289397 (1994-02-01), Clark et al.
patent: 5570307 (1996-10-01), Takahashi
patent: 5835862 (1998-11-01), Nykanen et al.
patent: 5961578 (1999-10-01), Nakada
patent: 6085210 (2000-07-01), Buer
patent: 6141422 (2000-10-01), Rimpo et al.
patent: 6151393 (2000-11-01), Jeona
patent: 6182104 (2001-01-01), Foster et al.
patent: 6209016 (2001-03-01), Hobson et al.
patent: 6377969 (2002-04-01), Orlando et al.
patent: 6748412 (2004-06-01), Ruehle
patent: 2001/0010077 (2001-07-01), McGregor et al.
patent: 2002/0039418 (2002-04-01), Dror et al.
patent: 2002/0059353 (2002-05-01), Koc et al.
patent: 2002/0116429 (2002-08-01), Chen et al.
patent: 2003/0031316 (2003-02-01), Langston et al.
patent: 2003/0065696 (2003-04-01), Ruehle et al.
patent: 2003/0140077 (2003-07-01), Zaboronski et al.
patent: 2004/0019622 (2004-01-01), Elbe et al.
Guo et al., “A Novel Digit-Serial Systolic Array for Modular Multiplication”, IEEE International Symposium on Circuits and Systems, 2:11-177-II180, 1998.
Savas et al., A Scalable and Unified Multiplier Architechture for Finite Fields GF(p) and GF(2m), CHES, 1965:277-292, 2000.
Parhami, B., “Computer Arithmetic: Algorithms and Hardware Designs”, Oxford University Press, N.Y., pp. 162-166, 2000.
Osugi Kevin J.
Takahashi Richard J.
Davidson Berquist Jackson & Gowdey LLP
ITT Manufacturing Enterprises Inc.
Mai Tan V.
LandOfFree
Circuit and method for performing multiple modulo mathematic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for performing multiple modulo mathematic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for performing multiple modulo mathematic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3907177