Circuit and method for performing a divide operation with a mult

Miscellaneous active electrical nonlinear devices – circuits – and – Specific input to output function – Combining of plural signals

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327356, 708650, 708651, G06F 738

Patent

active

060609362

ABSTRACT:
A divider circuit provides a divide operation with a multiplier, counter and comparator. The divide operation of two values, x and y, to produce the value of x divided by y, x/y, is provided by sequentially multiplying y in the multiplier with values from the counter until the product of y and a current counter value is determined to cross a unity level, or "1," as determined by a comparator. Therefore, the current value in the counter is approximately equal to 1/y. Then, the determined value of 1/y is multiplied by x to provide x/y. A preferred embodiment of the divider circuit employs a single multiplier, and the divide circuit includes a mux, a multiplier, a counter, a comparator, and an optional buffer. The mux receives two values x and y and a selection signal provided by the comparator. The counter is loaded with an initial value, which may be a zero dataword. The selection signal of the comparator initially causes the mux to provide the value of y, the optional buffer to provide a null output value, and the counter to be enabled. The counter provides sequential counter values in accordance with transitions of a counter clock. When the counter value corresponds to 1/y, the selection signal of the comparator changes state, freezing the value in the counter and causing the mux to provide the value of x. Consequently, the frozen value of the counter is multiplied with x to provide x/y. The optional buffer receives the output of the multiplier and may also be enabled by the selection signal having the changed state and an external control signal.

REFERENCES:
patent: 5255213 (1993-10-01), Wasserman
patent: 5416733 (1995-05-01), Chen et al.
patent: 5424965 (1995-06-01), Shou et al.
Koren, Israel, "Array Dividers", Computer Arithmetic Algorithms, Sec. 7.4, pp. 145-146.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit and method for performing a divide operation with a mult does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for performing a divide operation with a mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for performing a divide operation with a mult will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1068816

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.