Circuit and method for lowering insertion loss and...

Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Utilizing three or more electrode solid-state device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07095266

ABSTRACT:
A DC symmetrical FET switch includes second and third switches connecting the well of the symmetrical FET switch to the drains and the source when the symmetrical FET switch is on. When the three FET's are on, the well, source and drain of the symmetric FET switch all exhibit the same input signal, wherein the drains and source to well capacitances are substantially prevented from draining off any of the input signal, thereby increasing the bandwidth and decreasing the insertion loss of the switch. The second and third switches are also FET switches. An enable signal is connected to the gates of all three FET's turning them on and off together. When the enable is false the FET switches are turned off and their wells are driven to a potential a proper potential. When the FET's are n-type the potential is low and when the FET's are p-types the potential is high. A resistor is provided in the gate drive of the first FET switch that further increases bandwidth and decreases insertion loss of the switch by moving the break frequency of the drain and source to gate capacitances.

REFERENCES:
patent: 5689209 (1997-11-01), Williams et al.
patent: 5767733 (1998-06-01), Grugett
patent: 5818099 (1998-10-01), Burghartz
patent: 6194952 (2001-02-01), Shigehara
patent: 6281737 (2001-08-01), Kuang et al.
patent: 6335653 (2002-01-01), Shigehara et al.
patent: 6377112 (2002-04-01), Rozsypal

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuit and method for lowering insertion loss and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for lowering insertion loss and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for lowering insertion loss and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3657343

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.