Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1997-12-17
1999-12-21
Tran, Andrew Q.
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
36518905, 365227, 365 49, 326 27, 326 57, 326 58, 327380, 327381, G11C 800, H03K 190948
Patent
active
060058218
ABSTRACT:
A bit line driver circuit includes a first driver and a second driver. The first driver drives a bit line when the bit line driver is in a first state. The second driver drives the bit line when the bit line driver is in a second state. The first driver is configured to produce a slow slew rate for the bit line and the second driver is configured to produce a faster slew rate for the bit line. The first and second drivers may include a first and second pair of driver transistors that are each coupled to the bit line. The states of the bit line driver circuit may be defined by instruction signals applied to the driver circuit and the driver circuit includes decoder logic to interface the instruction to the first and second pairs of driver transistors.
REFERENCES:
patent: 4853896 (1989-08-01), Yamaguchi
patent: 4855623 (1989-08-01), Flaherty
patent: 5471150 (1995-11-01), Jung et al.
patent: 5489862 (1996-02-01), Risinger et al.
patent: 5517129 (1996-05-01), Matsui
patent: 5694362 (1997-12-01), Zhang et al.
patent: 5777944 (1998-07-01), Knaack et al.
Gowni Shiva P.
Knaack Roland T.
Cypress Semiconductor Corp.
Tran Andrew Q.
LandOfFree
Circuit and method for instruction controllable slew rate of bit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for instruction controllable slew rate of bit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for instruction controllable slew rate of bit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-511867