Miscellaneous active electrical nonlinear devices – circuits – and – With particular control – Plurality of load devices
Reexamination Certificate
2000-12-28
2002-10-08
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
With particular control
Plurality of load devices
C327S520000
Reexamination Certificate
active
06462606
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates generally to electrical circuit components and, more specifically, to components that fail under fail-safe conditions.
As generally understood in the art, a vital component of a system is one that is configured to fail only under fail-safe conditions. For example, a vital relay in a control system operates under the closed circuit principle and thus is normally held energized with its front contacts closed. When the vital relay fails, the front contacts open. Failure, then, of a circuit that drives a vital relay de-energizes the relay, leaving the relay front contacts open. Logic elements such as “AND” gates often are required to be vital. Any failure of a vital “AND” gate must not result in a permissive, e.g. “on”, output by the gate.
Although a system such as a vital relay driver circuit may contain non-vital elements, higher-level vital components within the system serve to render failure modes of the non-vital elements irrelevant to fail-safe operation of the total system. When input signals to a vital “AND” gate are independently vital, the gate performs a classic “AND” function in a fail-safe manner. However, when input signals to a vital “AND” gate are not independently vital, it must be confirmed that the signals are appropriate for vital “AND” gate input. Thus signals that are fail-safe from an “on/off” standpoint but not with respect to frequency stability must be confirmed to have frequencies and duty cycles appropriate for vital “AND” gate input.
A vital “AND” gate may also operate in a fail-safe manner using independently generated non-vital signals as inputs, where it is assumed that simultaneous failures will not occur in the independent processes that generate the input signals. Such signals also must be confirmed to have frequencies and duty cycles appropriate for vital “AND” gate input. It is known to filter such signals using vital filters tuned to expected input signal frequencies. Physical filters are often used for this purpose. Where a larger system including the vital “AND” gate also includes computer or processor subsystems, it would be desirable to make use of such available digital resources in place of physical filters.
BRIEF SUMMARY OF THE INVENTION
In one embodiment, a method for generating signals for input to a vital “AND” gate includes generating a plurality of independent signals for input to the “AND” gate and checking that each of the signals has a frequency and duty cycle within predetermined ranges. Upon a determination that one of the signals exhibits an inactive state or has a frequency or duty cycle outside the predetermined ranges, generation of another of the signals is stopped.
The method further includes cross-connecting a plurality of independent processors, using the independent processors to generate the independent signals, and using each of the processors to check that another processor signal has a frequency and duty cycle within predetermined ranges. One of the processors is caused to stop its own signal generation upon a determination that another processor signal asserts an inactive state or has a frequency or duty cycle outside the predetermined ranges.
The above-described method eliminates a need for physical filters where the input signals are generated independently by computer subsystems. Thus computer subsystems for performing other system tasks can be used also to perform the above-described filtering function.
REFERENCES:
patent: 4270809 (1981-06-01), Ohmori et al.
patent: 2759260 (1985-03-01), None
patent: 55134540 (1980-10-01), None
Armstrong Teasdale LLP
GE Harris Railway Electronics LLC
Rowold Carl A.
Wells Kenneth B.
LandOfFree
Circuit and method for input to failsafe “AND” gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for input to failsafe “AND” gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for input to failsafe “AND” gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2960154