Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-02-27
2007-02-27
Ngo, Chuong D. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S491000
Reexamination Certificate
active
09971949
ABSTRACT:
A division operation is simulated by performing multiple subtractions, in parallel, each of which represents the subtraction of a different multiple of the divisor from the dividend. Each subtraction produces a possible remainder value, but only one subtraction will result in a valid remainder—the one representing the divisor multiplied by the actual quotient that would result from the division operation—and that remainder is then identified as the modulo output of the division operation.
REFERENCES:
patent: 3733477 (1973-05-01), Tate et al.
patent: 4464650 (1984-08-01), Eastman et al.
patent: 4558302 (1985-12-01), Welch
patent: 5155484 (1992-10-01), Chambers, IV
patent: 5412384 (1995-05-01), Chang et al.
patent: 5452405 (1995-09-01), Vondran, Jr.
patent: 5475388 (1995-12-01), Gormish et al.
patent: 5532693 (1996-07-01), Winters et al.
patent: 5638314 (1997-06-01), Yoshida
patent: 5838264 (1998-11-01), Cooper
patent: 5870497 (1999-02-01), Galbi et al.
patent: 5903230 (1999-05-01), Masenas
patent: 6040790 (2000-03-01), Law
Cass Nathan
Ngo Chuong D.
Starr Mark T.
Unisys Corporation
Woodcock & Washburn
LandOfFree
Circuit and method for high-speed execution of modulo division does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for high-speed execution of modulo division, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for high-speed execution of modulo division will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3886630