Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2007-11-28
2009-06-02
Mis, David (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S00100A, C375S376000, C455S260000
Reexamination Certificate
active
07541880
ABSTRACT:
Correction of glitches output from a delta-sigma modulator is accomplished using an integer boundary crossing detector and a FIR filter. The detector monitors a portion of an input to the modulator. The detector recognizes a transition from an all 1's bit pattern to an all 0's bit pattern or vice versa as representative of potential for a glitch to be present on the output of the modulator. The detector responsively generates condition detection output. Receipt of such condition detection output triggers the generation of a correction signal by the filter. The correction signal is, at least substantially similar, in magnitude but opposite in sign from to the expected glitch at the output of the modulator. The correction signal is added to the output of the modulator to substantially eliminate the glitch.
REFERENCES:
patent: 4965531 (1990-10-01), Riley
patent: 6630868 (2003-10-01), Perrott et al.
patent: 6987424 (2006-01-01), Hein
patent: 7098754 (2006-08-01), Humphreys et al.
patent: 7298218 (2007-11-01), Ghazali et al.
Sudhakar Pamarti, Lars Jansson, Ian Galton; A Wideband 2.4-GHz Delta-Sigma Fractional-N PLL With 1-Mb/s In-Loop Modulation; IEEE Jounal of Solid-State Circuits; Jan. 2004; pp. 49-62; vol. 39. No. 1.
Li Zhang, Jinke Yao, Ende Wu, Baoyong Chi, Zhihua Wang and Hongyi Chen; A CMOS Fully Differential Σ—Δ Frequency Synthesizer for 2-Mb/s GMSK Modulation; 2005; pp. 6-9; IEEE in Cooperation with University of Waterloo.
Wei-Tan Chen, Jen-Chien Hsu, Hong-Wen Lune and Chau-Chi Su; A Spread Spectrum Clock Generator for SATA-II; 2005; pp. 2643-2646; IEEE.
Deok-Soo Kim and Deog-Kyoon Jeong; A Spread Spectrum Clock Generation PLL with Dual-tone Modulation Profile; Symposium on VLSI Circuits Digest of Technical Papers; 2005; pp. 96-99.
Fractional/Integer-N PLL Basics; Technical Brief SWRA029; Texas Instruments Incorporated; Aug. 1999; pp. 1-55.
Andy Howard; Delta-Sigma Modulator PLLs With Dithered Divide-Ratio, Agilent EEsof EDA; http://eesof.tm.agilent.com/pdf/HF—TechNote—110201.pdf; 2001; pp. 1-12.
Galloway Brian Jeffrey
Hillman Daniel
Haszko Dennis R.
Mis David
Mosaid Technologies Corporation
LandOfFree
Circuit and method for glitch correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for glitch correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for glitch correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4116727