Circuit and method for ensuring interconnect security within a m

Details Circuit and method for ensuring interconnect security within a m Circuit and method for ensuring interconnect security within a m

1996-10-25

1998-10-27

Cain, David

Cryptography

Key management

Having particular key generator

380 4, H04L 900

Patent

active

058287531

ABSTRACT:
Circuitry implemented within a multi-chip module comprising a first integrated circuit chip and a second integrated circuit chip coupled together through an interconnect. Both the first and second integrated circuit chips include a cryptographic engine coupled to the interconnect and a non-volatile memory element used to contain key information. These cryptographic engines are solely used to encrypt outgoing information being output across the interconnect or to decrypt incoming information received from the interconnect. This prevents fraudulent physical attack of information transmitted across the interconnect.

REFERENCES:
patent: 5377264 (1994-12-01), Lee et al.
patent: 5396609 (1995-03-01), Schmidt et al.
patent: 5428685 (1995-06-01), Kadooka et al.
patent: 5483596 (1996-01-01), Rosenow et al.
patent: 5559883 (1996-09-01), Williams
patent: 5596718 (1997-01-01), Boebert et al.
patent: 5615263 (1997-03-01), Takahashi et al.

Affiliated with

Also associated with

Rating

Circuit and method for ensuring interconnect security within a m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for ensuring interconnect security within a m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for ensuring interconnect security within a m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1620320