Circuit and method for driving plasma display panel

Details Circuit and method for driving plasma display panel Circuit and method for driving plasma display panel

1999-02-22

2002-01-22

Hjerpe, Richard (Department: 2674)

Computer graphics processing and selective visual display system

Plural physical display element control system

Display elements arranged in matrix

C345S213000

Reexamination Certificate

active

06340960

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is related to a plasma display panel, and more particularly, to circuit and method for driving a plasma display panel.
2. Background of the Related Art
The plasma display panel and Liquid Crystal Display (LCD) are spotlighted as next generation displays of the greatest practical use, and, particularly, the plasma display panel has wide application as a large sized display, such as an outdoor signboard, a wall mounting type TV, a display for a movie house because the plasma display panel has a higher luminance and a wide angle of view than the LCD.
FIG. 1
illustrates a system of a related art plasma display panel with a resolution of 640×480.
Referring to
FIG. 1
, the related art plasma display panel is provided with a panel having 640×'address electrode lines R
1
, G
1
, B
1
, R
2
, G
2
, B
2
, . . . , R
639
, G
639
, B
639
, R
640
, G
640
, B
640
,
480
scan electrode lines S
1
, S
2
,. . . , S
480
vertical to the address electrode lines, and sustain electrode lines
15
of the same number as the scan electrode lines, an address electrode driving unit
50
for applying data pulses to the address electrode line
17
, a scan electrode driving unit
30
for applying scan pulses and sustain pulses to the scan electrode line
14
, a sustain electrode driving unit
60
for applying the sustain pulses to the sustain electrode line
15
, and a microcomputer
20
for controlling the address electrode driving unit
50
, the scan electrode driving unit
30
, and the sustain electrode driving unit
60
. As shown in
FIG. 2
a
, the panel is provided with an upper substrate
10
and a lower substrate
10
′, both of which are bonded together facing each other.
FIG. 2
b
illustrates a section of the panel illustrated in
FIG. 2
a
, with the lower substrate turned an angle of 90° with reference to an axis vertical to a substrate plane for convenience of explanation. The upper substrate
10
is provided with successive sets of the scan electrode lines
14
, each having a transparent electrode
14
′ and a metal electrode
14
″; and the sustain electrode lines
15
, each having a transparent electrode
15
′ and a metal electrode
15
″, a dielectric layer
11
coated on the upper substrate having the scan electrodes and the sustain electrodes formed thereon, and a protection film
12
coated on the dielectric layer
11
. And the lower electrode
10
′ is provided with the address electrode lines
17
formed to cross the scan electrodes and the sustain electrodes, and a lower dielectric layer
18
coated on the lower substrate having the address electrode formed there under. And, there is a partition wall
19
formed between every region of the dielectric layer the address electrode lines
17
formed therein, and a fluorescent material film
13
coated on portions of the partition walls and the region of the lower dielectric layer under which the address electrode is formed. An inert gas is sealed in a space between the upper substrate and a lower substrate, to form a discharge region. Each of the address electrode lines
17
is formed continued on the lower substrate
10
′, and, as shown in
FIG. 2
a
, the partition wall
19
separates adjacent address electrode lines. As shown in
FIG. 1
, in a case of a color plasma display panel, the address electrode lines
17
are formed such that one set composed of adjacent three address electrode lines R
1
, G
1
, B
1
forms one pixel. The one set of three address electrode lines
17
are adapted to be applied of data pulses for R(Red), G(Green), and B(Blue) video signals, respectively. The scan electrode lines S
1
, S
2
, S
3
,. . . , S
480
,
14
and the sustain electrode lines
15
are formed to cross the address electrode lines
17
on the upper substrate
10
disposed to face the lower substrate
10
′, for being applied of sustain pulses as shown in FIG.
3
. The sustain pulses applied to the scan electrode lines and the sustain electrode lines have opposite phases and the same frequencies. The microcomputer
20
receives a video signal and a clock signal and the like, and controls the address electrode driving unit
50
, the scan electrode driving unit
30
, and the sustain electrode driving unit
60
to realize an image of the video signal on the panel. The address driving unit
50
, synchronous to the scan pulses, applies data pulses for the video data from the microcomputer to all address electrode lines
17
on the same time. The address electrode driving unit
50
receives the video data, and provides data pulses for selective discharge of the discharge cells. The data pulses for application to the address electrode lines
17
are illustrated in FIG.
3
. The scan electrode driving unit
30
applies scan pulses to the scan electrode lines S
1
, S
2
, . . . , S
480
in succession in response to a control signal from the microcomputer
20
while the sustain electrode driving unit
60
applies sustain pulses to all the sustain electrode lines
15
. The control signal applied in this instance is in general called a ‘BLANK’ signal. The scan electrode driving unit
30
provides no scan pulses when the control signal is ‘0’, and provides the scan pulses when the control signal is ‘1’. The sustain pulses and the scan pulses applied to the scan electrode lines S
1
, S
2
, . . . , S
480
is illustrated in FIG.
3
. The sustain electrode driving unit
60
applies sustain pluses to all of the sustain electrode lines
15
at the same time. The sustain pulses applied to the sustain electrode lines have a phase opposite to a phase of the sustain pulses applied to the scan electrode lines
14
. The plasma display panel is driven by discharges occurring among the electrodes, which are divided into a reset discharge period in which each of the discharge cells in the plasma display panel are initialized in response to the pulses applied to each electrode, an address discharge period in which each of the discharge cells are scanned line by line selectively, and a sustain discharge period in which a discharge in the discharge cell scanned during the address discharge period is sustained. The plasma display panel may be either a selective erasure method or a selective write method depending on characters of the discharge cell scanning in the address discharge period.
The method for driving the plasma display panel in the selective write method will be explained. During the reset discharge period, all the scan electrodes
14
and the sustain electrodes
15
in the plasma display panel are applied of a discharge voltage to cause a primary discharge in discharge regions of the discharge cells, which in turn erases all wall charges formed on the dielectric layer on the scan electrodes
14
and the sustain electrodes
15
and
15
′. As explained, sustain pluses are always applied to the scan electrodes
14
and
14
′ and the sustain electrodes
15
. However, because a voltage of the sustain pulses applied to the scan electrodes
14
and
14
′ and the sustain electrodes
15
and
15
′ is lower than a discharge initiation voltage which initiates a discharge, the discharge regions in the discharge cells make no discharges. As shown in
FIG. 3
, the scan electrode lines
14
are applied of scan pluses in succession for one cycle of the sustain pulses. In this instance, the address electrode driving unit
50
applies data pulses to the address electrode line
17
connected to the discharge cell to be discharge according to the video data provided from the microcomputer
20
. As a result, a discharge is induced in the discharge cell of the discharge cells connected to the scan electrode lines
14
applied of the scan pulses at a portion crossing the address electrode line
17
applied of data pulses, to generate a wall charge at a surface of the dielectric layer on the scan electrode
14
and the sustain electrode
15
in the discharge cell. That is, while one scan pulse is applied to one scan electrode line

Affiliated with

Also associated with

Rating

Circuit and method for driving plasma display panel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for driving plasma display panel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for driving plasma display panel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2845387