Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2005-04-12
2005-04-12
Bocure, Tesfaldet (Department: 2631)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C370S503000
Reexamination Certificate
active
06879650
ABSTRACT:
In a communications environment wherein data terminal equipment (DTE) transmits a data signal to data communication equipment (DCE) synchronously with a clocking signal provided by the DCE to the DTE, a circuit and method are configured to automatically detect a condition in which the data signal is sampled near a transition in the data signal, which may result in system clocking errors. Upon detecting this condition, the clocking signal used to sample the data signal is automatically inverted relative to the data signal to ensure that that the data signal is sampled near the midpoint between transitions in the data signal. In this manner, data clocking errors may be significantly reduced.
REFERENCES:
patent: 4481648 (1984-11-01), Fujii
patent: 4965797 (1990-10-01), Yamane et al.
patent: 5479455 (1995-12-01), Hata
patent: 5526361 (1996-06-01), Hedberg
patent: 5768283 (1998-06-01), Chaney
patent: 5870446 (1999-02-01), Mc Mahan et al.
patent: 6232955 (2001-05-01), Guttag et al.
Studebaker Mark D.
Villarosa, Jr. Louis F.
Bocure Tesfaldet
Kumar Pankaj
Paradyne Corporation
Thomas Kayden Horstemeyer & Risley
LandOfFree
Circuit and method for detecting and correcting data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for detecting and correcting data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for detecting and correcting data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3377169