Circuit and method for controlling access to paged DRAM banks wi

Details Circuit and method for controlling access to paged DRAM banks wi Circuit and method for controlling access to paged DRAM banks wi

1993-05-28

1998-03-24

Kim, Matthew M.

395496, 395478, G06F 1206

Patent

active

057322368

ABSTRACT:
A DRAM controller (18) for controlling access to a system memory (11) is provided. Prioritizer circuit (38) causes a first plurality of buffers (42) to pass an address signal (46) for a first requesting circuit to a primary address bus (48) and a second plurality of buffers (44) to pass an address signal (46) for a next requesting circuit to a secondary address bus (50). The pages requested on primary address bus (48) and secondary address bus (50) are compared with the active page of each memory bank (11) stored in registers (52), (54), (56), and (58) by first and second plurality of comparators (60) and (70) to determine if the pages are active. The output of each of the first and second plurality of comparators (60) and (70) is coupled to a corresponding bank controller in a plurality of bank controllers (84) to produce control signals on control lines (26). A first bank decoder (80) enables an appropriate one of the plurality of bank controllers (84) to precharge an appropriate control line (26) corresponding to input from first plurality of comparators (60). The first requesting circuit signals DRAM controller (18) through a multiplexer (94) that the first requesting circuit is ready to finish accessing system memory (11) thereby allowing second bank decoder (82) to enable an appropriate one of the plurality of bank controllers (84) to precharge an appropriate control line (26) corresponding to input from second plurality of comparators (70).

REFERENCES:
patent: 4254463 (1981-03-01), Busby et al.
patent: 5034917 (1991-07-01), Bland et al.
patent: 5184320 (1993-02-01), Dye
patent: 5291580 (1994-03-01), Bowden, III et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5301299 (1994-04-01), Pawlowski et al.
patent: 5335336 (1994-08-01), Kametani
Goodman, Mix and match micros and memory, ESD: The Electronic System Design Magazine, v18, n11, p. 99(5), Nov., 1988.

Affiliated with

Also associated with

Rating

Circuit and method for controlling access to paged DRAM banks wi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and method for controlling access to paged DRAM banks wi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for controlling access to paged DRAM banks wi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2297255