Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2005-09-20
2010-10-19
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
Reexamination Certificate
active
07816975
ABSTRACT:
A bias voltage generation circuit is provided which includes a voltage-to-current translation circuit configured to generate a first current that is positively related to a first voltage. A current mirror circuit is configured to generate a first bias voltage that is negatively related to the first current. The current mirror circuit also generates a second current that is positively related to the first current. Also employed is a current-to-voltage translation circuit configured to generate a second bias voltage that is positively related to the second current.
REFERENCES:
patent: 4342926 (1982-08-01), Whattley
patent: 6111445 (2000-08-01), Zerbe et al.
patent: 6198339 (2001-03-01), Gersbach et al.
patent: 6329859 (2001-12-01), Wu
patent: 6359486 (2002-03-01), Chen
patent: 6384653 (2002-05-01), Broome
patent: 6466098 (2002-10-01), Pickering
patent: 6509773 (2003-01-01), Buchwald et al.
patent: 6525584 (2003-02-01), Seo et al.
patent: 6570425 (2003-05-01), Yamaguchi
patent: 6597212 (2003-07-01), Wang et al.
patent: 6646512 (2003-11-01), Abassi et al.
patent: 6791388 (2004-09-01), Buchwald et al.
patent: 6856661 (2005-02-01), Cho
patent: 6900681 (2005-05-01), Takano
patent: 2002/0036532 (2002-03-01), Chen
patent: 2002/0039394 (2002-04-01), Buchwald et al.
patent: 2002/0053931 (2002-05-01), Yamaguchi
patent: 2002/0125960 (2002-09-01), Pickering
patent: 2002/0126786 (2002-09-01), Cho
patent: 2003/0002596 (2003-01-01), Dunning et al.
patent: 2003/0002607 (2003-01-01), Mooney et al.
patent: 2003/0006817 (2003-01-01), Seo et al.
patent: 2003/0122588 (2003-07-01), Glenn
patent: 2003/0123589 (2003-07-01), Glenn et al.
patent: 2003/0123594 (2003-07-01), Glenn et al.
patent: 2003/0141914 (2003-07-01), Buchwald et al.
patent: 2003/0165209 (2003-09-01), Chen et al.
patent: 2004/0027158 (2004-02-01), Schoch
patent: 2004/0027194 (2004-02-01), Morishita et al.
patent: 2004/0057546 (2004-03-01), Badets et al.
patent: 2004/0169539 (2004-09-01), Gauthier et al.
patent: 2004/0189363 (2004-09-01), Takano
patent: 2004/0212416 (2004-10-01), Buchwald et al.
patent: 2005/0024117 (2005-02-01), Kubo et al.
patent: 2005/0040883 (2005-02-01), Saitoh
patent: 2005/0218970 (2005-10-01), Kawai et al.
patent: 2005/0248389 (2005-11-01), Nguyen
patent: 2005/0248392 (2005-11-01), Jung
patent: 2006/0164152 (2006-07-01), Tschanz et al.
patent: 695 13 185 (1990-11-01), None
patent: 199 49 782 (2001-07-01), None
patent: 0 397 408 (1990-11-01), None
Phase Interpolator; Serial IO Interpolator Discussion; http://iram.cs.berkeley.edu/serialio/cs254/interpolator/interp.html; May 26, 2005.
Fine Phase Interpolator; http://mos.stanford.edu/ee272/proj01/dual-loop
ode12.html; May 26, 2005.
DE Office Action, English translation, dated Jul. 27, 2007, 3 pages.
Berkram Daniel A.
Yetter Jeffry
Zhou Dacheng
Almo Khareem E
Donovan Lincoln
Hewlett--Packard Development Company, L.P.
LandOfFree
Circuit and method for bias voltage generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for bias voltage generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for bias voltage generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4206403