Circuit and design structure for synchronizing multiple...

Details Circuit and design structure for synchronizing multiple... Circuit and design structure for synchronizing multiple...

2011-01-04

2011-01-04

Lam, Tuan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S145000, C327S144000

Reexamination Certificate

active

07863949

ABSTRACT:
Disclosed is a circuit configured to synchronize multiple signals received by one clock domain from a different asynchronous clock domain, when simultaneous movement of the signals between the clock domains is intended. In the circuit multiple essentially identical pipelined signal paths receive digital input signals. XOR gates are associated with each of the signal paths. Each XOR gate monitors activity in a given signal path and controls, directly or indirectly (depending upon the embodiment), advancement of signal processing in the other signal path(s) to ensure that, if warranted, output signals at the circuit output nodes are synchronized. In a two-signal path embodiment, advancement of signal processing in one signal path is triggered, whenever transitioning digital signals are detected within the other signal path. In an n-signal path advancement of signal processing is triggered in all signal paths, whenever transitioning digital signals are detected on at least one signal path.

REFERENCES:
patent: 5278873 (1994-01-01), Lowrey et al.
patent: 6031396 (2000-02-01), Hoshen et al.
patent: 6163584 (2000-12-01), Weng et al.
patent: 6172540 (2001-01-01), Gandhi
patent: 6684306 (2004-01-01), Nagasawa et al.
patent: 6782499 (2004-08-01), Osada et al.
patent: 6822478 (2004-11-01), Elappuparackal
patent: 6879185 (2005-04-01), Swami et al.
patent: 7093143 (2006-08-01), Ito et al.
patent: 7141883 (2006-11-01), Wei et al.
patent: 7161828 (2007-01-01), Cummings et al.
patent: 2006/0071691 (2006-04-01), Garlepp
David W. Milton, U.S. Appl. No. 12/107,847, Restriction Requirement, Feb. 1, 2010, 4 pages.
David W. Milton, U.S. Appl. No. 12/107,847, Notice of Allowance, Mar. 25, 2010, 3 pages.

Affiliated with

Also associated with

Rating

Circuit and design structure for synchronizing multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit and design structure for synchronizing multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and design structure for synchronizing multiple... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2663647