Boots – shoes – and leggings
Patent
1993-02-18
1996-01-23
Teska, Kevin J.
Boots, shoes, and leggings
364489, 364490, H03M 500
Patent
active
054870178
ABSTRACT:
A method and apparatus for optimizing a boolean network. The boolean network contains a plurality of functions and a plurality of nodes. Any cube-free divisors (a divisor in which no cube divides the divisor evenly) in the boolean network which apply to at least two of the functions are located (108). The greatest divisor, which is defined as the cube-free divisor which brings about the largest net savings, is determined (114). The net savings comprises both an area savings component and a power savings component. Once the greatest divisor is determined, it is replaced with a variable in each of the functions (116) and added to the boolean network as a new function to create an optimized boolean network (118).
REFERENCES:
patent: 4792909 (1988-12-01), Serlet
A Fast Computer Algorithm For The Generation of . . . Specified Booleam Functions, IEEE 1991.
The Testability-Preserving Concurrent . . . Boolean Expressions, IEEE 1992.
A Method For Concurrent Decomposition . . . Boolean Expressions.
Multilevel Logic Synthesis of Symmetric Switching Functions.
Robert K. Brayton, "MIS: A Multiple-Level Logic Optimization System", extracted from: IEEE Transaction on Computer-Aided Design, vol. CAD-6, No. 6, Nov. 1987.
Prasad Sharat
Roy Kaushik
Donaldson Richard L.
Fiul Dan
Garner Jacqueline J.
Hiller William E.
Teska Kevin J.
LandOfFree
Circuit activity driven multilevel logic optimization for low po does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit activity driven multilevel logic optimization for low po, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit activity driven multilevel logic optimization for low po will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1509610