Facsimile and static presentation processing – Static presentation processing – Attribute control
Patent
1986-08-05
1987-10-13
Shepperd, John W.
Facsimile and static presentation processing
Static presentation processing
Attribute control
358 13, 358 19, H04N 966, H04N 945
Patent
active
047002174
ABSTRACT:
A digital television receiver which uses a line-locked clock signal employs chrominance signal demodulation circuitry which produces a digital oscillatory signal that is locked in phase to the color reference burst signal component of the incoming video signals. An analog voltage controlled oscillator generates an oscillatory signal having a frequency of approximately twice the color subcarrier frequency. This signal is combined with the composite video signals and the combined signal is digitized by an analog to digital converter. The digitized oscillatory signal is separated from the combined digital signal and is used to synchronize a digital phase locked loop. The digital phase locked loop generates two quadrature phase related signals having frequencies that are one-half the frequency of the analog oscillatory signal. These two signals are used to synchronously demodulate the chrominance signal components of the incoming video signals to obtain two quadrature phase related color difference signals. The control signal for the voltage controlled oscillator is generated by subtracting the burst phase of the demodulated color difference signals from a reference phase and integrating the difference.
REFERENCES:
patent: 4349833 (1982-09-01), Clarke
patent: 4380742 (1983-04-01), Hart
patent: 4476490 (1984-10-01), Kaneko
patent: 4488170 (1984-12-01), Nillesen
patent: 4500909 (1985-02-01), Machida
patent: 4504799 (1985-03-01), Elmis et al.
patent: 4558348 (1985-12-01), Bolger et al.
patent: 4558351 (1985-12-01), Fling et al.
patent: 4600937 (1986-07-01), Kudo et al.
patent: 4625232 (1986-11-01), Nilesen
Digital Video Signal Processing, Philips Publication 9398 332 60011, Feb. 1986, pp. 13-23.
Gruen, W. J. et al., "Theory of AFC Synchronization", Proceedings of the IRE, Aug. 1953, pp. 1043-1048.
Balaban Alvin R.
Demmer Walter H.
Harwood Leopold A.
Patel Chandrakant B.
Herrmann Eric P.
Nigon Kenneth N.
Rasmussen Paul J.
RCA Corporation
Shepperd John W.
LandOfFree
Chrominance signal phase locked loop system for use in a digital does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chrominance signal phase locked loop system for use in a digital, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chrominance signal phase locked loop system for use in a digital will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-414391