Chopped charge pump

Details Chopped charge pump Chopped charge pump

2007-04-10

2007-04-10

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C331S034000, C375S374000

Reexamination Certificate

active

10874720

ABSTRACT:
A chopped charge pump with matching up and down pulses including a first pair of current sources, a second pair of current sources, and a switching circuit for switching on in a first phase one current source of each pair to provide up current pulses, and the other current source of each pair to provide down current pulses, and switching on in a second phase the other current source of each pair to provide up current pulses, and the one current source of each pair to provide down current pulses to offset error in the current response of the pairs of current sources.

REFERENCES:
patent: 4156855 (1979-05-01), Crowley
patent: 5801578 (1998-09-01), Bereza
patent: 6043716 (2000-03-01), Warner
patent: 6075406 (2000-06-01), Lee et al.
patent: 6111470 (2000-08-01), Dufour
patent: 6169458 (2001-01-01), Shenoy et al.
patent: 6222402 (2001-04-01), Boerstler et al.
patent: 6385265 (2002-05-01), Duffy et al.
patent: 6466070 (2002-10-01), Ross
patent: 6727735 (2004-04-01), Park
patent: 7042261 (2006-05-01), Lee et al.
Rhee, W., “Design of High-Performance CMOS Charge Pums in Phase-Locked Loops”, IEEE International Symposium on Circuits and Systems (ISCAS) 1999, vol. 2, pp. 545-548.
“An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump PLL's”, National Semiconductor Application Note 1001, Jul. 2001, pp. 1-8.
Byrd, et al. “A Fast Locking Scheme for PLL Frequency Synthesizers”, National Semiconductor Application Note 1000, Jul. 1995, pp. 1-6.
Curtin et al., “Phase Locked Loops for High-Frequency Receivers and Transmitters-Part 3”, Analog Dialogue 33-7 (1999), pp. 1-5.
Rhee et al., “A 1.1-GHz CMOS Fractional-NFrequency Synthesizer with a 3-b Third-Order Delta Sigma Modulator”; IEEE Journal of Solid-State Circuits, vol. 35, No. 10, Oct. 2000, pp. 1453-1460.
Gresbishchev et al., “SiGe Clock and Data Recovery IC with Linear-Type PLL for 10-Gb/s SONET Application”; IEEE Journal of Solid-State Circuits, vol. 35, No. 9, Sep. 2000, pp. 1353-1359.
Bastos et al., “A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC”; IEEE Journal of Solid-State Circuits, Vo. 33, No. 12, Dec. 1998, pp. 1959-1969.

Affiliated with

Also associated with

Rating

Chopped charge pump does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chopped charge pump, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chopped charge pump will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3770876