Chip topography for MOS packet network interface circuit

Details Chip topography for MOS packet network interface circuit Chip topography for MOS packet network interface circuit

1981-09-28

1984-02-21

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 300, G06F 100, G06F 1300

Patent

active

044333781

ABSTRACT:
An optimum chip topography for a MOS LSI packet network interface circuit, including electrical interface and input/output circuitry disposed around the periphery of said chip and forming approximately a quadrilateral framework surrounding the remainder of the circuitry; a read only memory (ROM) disposed in one corner of the interface framework; a microcontroller disposed adjacent to the ROM and along part of a first side of the interface framework; direct memory access (DMA) circuitry disposed adjacent to the microcontroller and in a second corner of the interface framework; transmitter circuitry disposed adjacent to the DMA and microcontroller circuitry and along part of a second side of the interface framework; receiver circuitry disposed adjacent to the transmitter circuitry and in a third corner of the interface framework; data access line circuitry comprising part of a third side of the interface framework, and situated adjacent to the receiver circuitry; timing/counting circuitry disposed adjacent to the receiver circuitry and the data access line circuitry and in the fourth corner of the interface framework; read/write control circuitry comprising part of the fourth side of the interface framework, and situated adjacent to a portion of the receiver circuitry; input/output register circuitry disposed within the interior of the chip and adjacent to the timing/counting circuitry, the read/write control circuitry, the microcontroller, and the ROM; and internal register circuitry disposed within the interior of the chip and adjacent to the input/output register circuitry, the ROM, and the microcontroller. The invention further provides a novel indirect data addressing method and a data buffer allocation method for optimizing the use of the memory and processing resources of a host processor.

REFERENCES:
patent: 3892957 (1975-07-01), Bryant
patent: 3968478 (1976-07-01), Mensch, Jr.
patent: 3987418 (1976-10-01), Buchanan
patent: 4090236 (1978-05-01), Bennett et al.
patent: 4144561 (1979-03-01), Tu et al.
patent: 4218740 (1980-08-01), Bennett et al.

Affiliated with

Also associated with

Rating

Chip topography for MOS packet network interface circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip topography for MOS packet network interface circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip topography for MOS packet network interface circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1039016