Multiplex communications – Channel assignment techniques – Details of circuit or interface for connecting user to the...
Reexamination Certificate
2007-02-06
2007-02-06
Shah, Chirag (Department: 2616)
Multiplex communications
Channel assignment techniques
Details of circuit or interface for connecting user to the...
C370S419000, C370S465000
Reexamination Certificate
active
10892356
ABSTRACT:
A network device includes a first integrated circuit and a second integrated circuit. The first integrated circuit includes a media access controller and a first serializer interface in communication with the media access controller. The second integrated circuit includes a physical layer interface in communication with an external device. The second integrated circuit also includes a second serializer interface in communication with the physical layer interface and the first serializer interface. The second serializer interface communicates with the first serializer interface at a predetermined data transmission rate regardless of a negotiated transmission rate between the network device and the external device.
REFERENCES:
patent: 5889766 (1999-03-01), Ohnishi et al.
patent: 5889776 (1999-03-01), Liang
patent: 5892926 (1999-04-01), Witkowski et al.
patent: 5933427 (1999-08-01), Liang
patent: 5991303 (1999-11-01), Mills
patent: 6002279 (1999-12-01), Evans et al.
patent: 6081523 (2000-06-01), Merchant et al.
patent: 6094439 (2000-07-01), Krishna et al.
patent: 6108726 (2000-08-01), Runaldue et al.
patent: 6181702 (2001-01-01), Egbert
patent: 6201796 (2001-03-01), Agazzi et al.
patent: 6295281 (2001-09-01), Itkowsky et al.
patent: 6359893 (2002-03-01), Mills
patent: 6385208 (2002-05-01), Findlater et al.
patent: 6483849 (2002-11-01), Bray et al.
patent: 6516352 (2003-02-01), Booth et al.
patent: 2002/0126684 (2002-09-01), Findlater et al.
patent: WO 99/468679 (1999-09-01), None
patent: WO 00/27079 (2000-05-01), None
patent: WO 00/28663 (2000-05-01), None
patent: WO 00/28668 (2000-05-01), None
patent: WO 00/28691 (2000-05-01), None
patent: WO 00/28712 (2000-05-01), None
patent: WO 00/35094 (2000-06-01), None
RMII Consortium, RMII Specification, AMD Inc., Broadcom Corp., National Semiconductor Corp., and Texas Instruments Inc., 1997, pp. 1-14 and Rev. A.
IEEE Standard 802.3, 1988 Edition 22.1 and 35.1.
IEEE Std. 802.3, 1998 Edition, Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications, New York, NY, pp. 1-1222.
IEEE Std 802.3-2002 (Revision of IEEE Std 802.3, 2000 Edition); 802.3 IEEE Standard for Information Technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements; Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications , IEEE Computer Society, Sponsored by the LAN/MAN Standards Committee (pp. 1-552).
(Section Two) Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) access method and physical layer specifications (pp. 1-581).
(Section Three) Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) access method and physical layer specifications (pp. 1-379.
Lo William
Sutardja Sehat
Marvell International Ltd.
Shah Chirag
LandOfFree
Chip-to-chip interface for 1000 base T gigabit physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip-to-chip interface for 1000 base T gigabit physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip-to-chip interface for 1000 base T gigabit physical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828097