Chip size image sensor wirebond package fabrication method

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S110000, C438S112000, C438S113000, C438S126000, C438S456000, C438S458000, C438S460000

Reexamination Certificate

active

06620646

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the packaging of electronic components. More particularly, the present invention relates to a method of forming an image sensor package.
2. Description of the Related Art
Image sensors are well known to those of skill in the art. An image sensor included an active area, which was responsive to electromagnetic radiation. To avoid obstructing or distorting the electromagnetic radiation which struck the active area of the image sensor, it was important to avoid contamination, e.g., from dust, of the active area.
Image sensors were fabricated from a silicon wafer. More particularly, a plurality of image sensors were formed in a single silicon wafer. The silicon wafer was singulated, sometimes called cut-up or diced, to separate the image sensors from one another. However, during this wafer singulation, silicon shards were generated. These silicon shards had a tendency to contaminate and scratch the active areas of the image sensors. As a result, image sensors were damaged or destroyed, which undesirably decreased the yield. However, to reduce cost, it is important to have a high yield.
The singulated image sensor was then used to fabricate an image sensor assembly. In this assembly, the image sensor was located within a housing, which supported a window. Radiation passed through the window and struck the active area of the image sensor, which responded to the radiation.
In one prior art assembly, an image sensor was mounted to a printed circuit mother board. After the image sensor was mounted, a housing was mounted around the image sensor and to the print circuit mother board. This housing provided a hermetic like seal around the image sensor, while at the same time, supported a window above the image sensor.
As the art moves to smaller and lighter weight electronic devices, it becomes increasingly important that the size of the image sensor assembly used within these electronic devices is small. Disadvantageously, the conventional image sensor assembly described above required a housing to support the window and to hermetically seal the image sensor. However, this housing was relatively bulky and extended upwards from the printed circuit mother board a significant distance, e.g., 0.100 inches (2.54 mm) to 0.120 inches (3.05 mm) or more. As a result, the image sensor assembly was relatively large.
In the event that moisture was trapped inside of the housing, defective operation or failure of the image sensor assembly was observed. More particularly, the moisture had a tendency to condense within the housing and on the interior surface of the window. Even if the housing later dried out, a stain was left on the window. In either event, electromagnetic radiation passing through the window was distorted or obstructed by either moisture condensation or stain, which resulted in defective operation or failure of the image sensor assembly.
For this reason, an important characteristic was the temperature at which condensation formed within the housing of the image sensor assembly, i.e., the dew point of the image sensor assembly. In particular, it was important to have a low dew point to insure satisfactory performance of the image sensor assembly over a broad range of temperatures.
SUMMARY OF THE INVENTION
In accordance with the present invention, an image sensor assembly, sometimes called an image sensor package, includes an image sensor having an upper surface. The image sensor further includes an active area and bond pads on the upper surface. The upper surface includes a noncritical region between the active area and the bond pads. A step up ring is mounted above the noncritical region. Electrically conductive traces on the step up ring are electrically connected to the bond pads by bond wires.
In one embodiment, a window is supported above the active area by a window support. The step up ring has a central aperture and is mounted around the window such that the window is located in or adjacent the central aperture. An inner package body, e.g., formed of an encapsulant, fills the central aperture and encloses sides of the window, thus mechanically locking the window in place.
The image sensor assembly further includes an outer package body, e.g., formed of an encapsulant. The outer package body encloses the bond pads and the bond wires. The outer package body has outer sides coplanar with sides of the image sensor. Advantageously, the image sensor assembly is the size of the image sensor, i.e., the image sensor assembly is chip size. Since the image sensor assembly is chip size, the image sensor assembly is extremely well suited for use with miniature lightweight electronic devices, which require small and lightweight image sensor assemblies.
In accordance with an alternative embodiment, an image sensor assembly includes an image sensor having an upper surface. The image sensor includes an active area and a bond pad on the upper surface of the image sensor. A step up ring includes an electrically conductive interior trace on a lower surface of the step up ring. The step up ring is mounted to the image sensor by an electrically conductive bump between the bond pad and the interior trace, i.e., the step up ring is flip chip mounted to the image sensor.
Also in accordance with present invention, a method includes mounting a window above an active area on an upper surface of an image sensor. A bond pad is on the upper surface of the image sensor and a noncritical region of the upper surface of the image sensor is between the bond pad and the active area. The method further includes mounting a step up ring above the noncritical region. A trace on the step up ring is electrically connected to the bond pad, for example, with a bond wire.
In one embodiment, the step up ring includes a central aperture and is mounted around the window such that the window is located in or adjacent to the central aperture. The central aperture is filled with an encapsulant to form an inner package body. An outer package body is formed to enclose the bond wire between the trace and the bond pad.
In another embodiment, a method includes mounting a window above an active area on an upper surface of an image sensor, the image sensor comprising a bond pad on the upper surface. An interior trace on a lower surface of a step up ring is aligned with the bond pad. A bump is formed between the interior trace and the bond pad to mount the step up ring to the image sensor.
In yet another alternative embodiment, windows are mounted above active areas on upper surfaces of image sensors integrally connected together as part of an image sensor substrate. A sheet includes step up rings integrally connected together. The sheet is aligned with an image sensor substrate. The sheet is mounted to the image sensor substrate by bumps, wherein the windows are located in or adjacent central apertures of the step up rings.
These and other features and advantages of the present invention will be more readily apparent from the detailed description set forth below taken in conjunction with the accompanying drawings.


REFERENCES:
patent: 4760440 (1988-07-01), Bigler et al.
patent: 4801998 (1989-01-01), Okuaki
patent: 5138145 (1992-08-01), Nakamura et al.
patent: 5194934 (1993-03-01), Yamazaki et al.
patent: 5331203 (1994-07-01), Wojnarowski et al.
patent: 5343074 (1994-08-01), Higgins, III et al.
patent: 5352852 (1994-10-01), Chun
patent: 5821532 (1998-10-01), Beaman et al.
patent: 5867368 (1999-02-01), Glenn
patent: 5962810 (1999-10-01), Glenn
patent: 6037641 (2000-03-01), Goel
patent: 6130448 (2000-10-01), Bauer et al.
patent: 6143588 (2000-11-01), Glenn
patent: 6144107 (2000-11-01), Narita
patent: 6144507 (2000-11-01), Hashimoto
patent: 6147389 (2000-11-01), Stern et al.
patent: 6255741 (2001-07-01), Yoshihara et al.
patent: 6266197 (2001-07-01), Glenn et al.
patent: 6281568 (2001-08-01), Glenn et al.
patent: 6335224 (2002-01-01), Peterson et al.
patent: 6342406 (2002-01-01), Glenn et al.
patent: 6396043 (2002-05-01), Glenn et al.
patent: 64

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Chip size image sensor wirebond package fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip size image sensor wirebond package fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip size image sensor wirebond package fabrication method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3073906

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.