Chip scale packaging process

Details Chip scale packaging process Chip scale packaging process

2000-04-21

2001-08-28

Fourson, George (Department: 2823)

Semiconductor device manufacturing: process

Semiconductor substrate dicing

With attachment to temporary support or carrier

C438S465000, C438S114000

Reexamination Certificate

active

06281096

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to semiconductor device packages and the method of making such packages and more specifically relates to a chip-scale package and method of its manufacture.
Semiconductor device packages are well known for housing and protecting semiconductor die and for providing output connections to the die electrodes. Commonly, the semiconductor die are diced from a large parent wafer in which the die diffusions and metallizing are made in conventional wafer processing equipment. Such die may be diodes, field effect transistors, thyristors and the like. The die are fragile and the die surfaces must be protected from external environment. Further, convenient leads must be connected to the die electrodes for connection of the die in electrical circuits.
Commonly, such die are singulated from the wafer, as by sawing, and the bottom of the die is mounted on and connected to a portion of a lead frame which has identical sections to receive respective die. The top electrodes of the die are then commonly wire bonded to other portions of the lead frame, and a molded insulation housing is then formed over each lead frame section enclosing the die, and permitting lead portions of the lead frame to penetrate through the molded housing to be available for external connection.
It is desirable in many applications that packaged semiconductor devices be as small as possible to enable the mounting of many such devices on a support surface, such as a printed circuit board or an IMS (insulation-metal-substrate) support surface. Devices housed in the conventional manner occupy a much larger area than the area of the die which is housed. It would be very desirable to provide a semiconductor package which offers the same purposes of the conventional housing (of protecting the die and providing convenient external connection to the die electrodes), but which will occupy less surface area on a support surface.
BRIEF SUMMARY OF THE INVENTION
This invention provides a novel semiconductor die package of “chipscale”. That is, the package of the present invention occupies very little more area than the actual area of the die. Thus, the invention reduces the package area (or “footprint”) to close to the irreducible area of the die itself. The invention also provides a novel process for forming such chip-scale packages.
In accordance with the present invention semiconductor die are first processed in conventional wafer form. The completed semiconductor wafer is then bonded to a bottom contact wafer which is preferably made of a metal having thermal expansion characteristics similar to those of silicon, and, typically may be of molybdenum or tungsten. In this bonding process, the die bottom will have a bottom electrode of any suitable metal and is preferably overcoated with silver. Similarly, the base contact plate or wafer preferably has a metallized (silver) surface. Thus, the bottom surface of the silicon wafer and top surface of the base contact can be connected by diffusion bonding, soldering, eutectic bonding or the like.
The top contact wafer is similarly of a material having thermal expansion characteristics matched to that of silicon and its bottom surface can be metallized with silver, matching the metallized top surface of the electrode, or electrodes, on the die wafer surface.
The top contact is further processed so that the contact sections for each die location are pre-cut to define separate contact portions when the devices are singulated. The separated cuts are filled in with a suitable plastic such as an epoxy or polyamide. A bottom groove in the top contact is filled with a plastic filler also encloses respective device areas and defines a thinned area.
The top metal wafer and base metal wafer are then bonded to the silicon die wafer in a common bonding or soldering operation, with the top electrode contacts aligning with and contacting the contact areas of the respective die.
The bonded assembly is then saw-cut to singulate each die (in the conventional die streets) with its respective top and base contacts covering the full top and bottom die area. The die junctions are well protected and wire bond or pressure connections can be easily made to the top and bottom contacts.


REFERENCES:
patent: 4104786 (1978-08-01), Boah et al.
patent: 4962062 (1990-10-01), Uchiyama et al.
patent: 5151388 (1992-09-01), Bakhit et al.
patent: 5216278 (1993-06-01), Lin et al.
patent: 5241133 (1993-08-01), Mullen, III et al.
patent: 5273940 (1993-12-01), Sanders
patent: 5352926 (1994-10-01), Andrews
patent: 5355283 (1994-10-01), Marrs et al.
patent: 5467253 (1995-11-01), Heckman et al.
patent: 5578841 (1996-11-01), Vasquez et al.
patent: 5583376 (1996-12-01), Sickler et al.
patent: 5592025 (1997-01-01), Clark et al.
patent: 5674785 (1997-10-01), Akram et al.
patent: 5731709 (1998-03-01), Pastore et al.
patent: 5734201 (1998-03-01), Djennas et al.
patent: 5831832 (1998-11-01), Gillette et al.
patent: 5844168 (1998-12-01), Schueller et al.
patent: 5858815 (1999-01-01), Heo et al.
patent: 5866939 (1999-02-01), Shin et al.
patent: 5866942 (1999-02-01), Suzuki et al.
patent: 5866949 (1999-02-01), Schueller
patent: 5883432 (1999-03-01), Higashiguchi
patent: 5883438 (1999-03-01), Kang
patent: 5889332 (1999-03-01), Lawson et al.
patent: 5892273 (1999-04-01), Iwasaki et al.
patent: 5892288 (1999-04-01), Muraki et al.
patent: 6087719 (2000-07-01), Tsunashima
Satoshi Tanigawa et al., The Resin Molded Chip Size Package (MCSP), publication date Oct. 2, 1995, 1995 IEEE/CPMT Int'l Electronics Manufacturing Tecnology Symposium, pp. 410-415.
Shunchi Matsuda et al., Simple-Structure, Generally Applicable Chip-Scale Package, publication date May 21, 1995, IEEE/CPMT Int'l Electronics Manufacturing Technology Symposium, pp. 218-223.
Pradeep Lall et al., Reliability Characterization of the SLICC Package, publication date May 28, 1996, 1996 IEEE Electronic components and Technology Conference, pp. 1202-1210.
Known Good die and Chip Scale Packaging, BPA (Technology & Management) Ltd., Sep. 1995, Report No. 588, pp. 111-112.

Affiliated with

Also associated with

Rating

Chip scale packaging process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip scale packaging process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip scale packaging process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2545132