Chip packaging structure and manufacturing process thereof

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S125000, C438S122000, C438S108000

Reexamination Certificate

active

06951773

ABSTRACT:
A structure of a chip package and a process thereof are provided. The process of the chip package makes use of the TFT-LCD panel or IC process to increase the circuit layout density for high electrical performance. First, a multi-layer interconnection structure with pads of high layout density and thin fine circuits is formed on a base substrate with a large-area and high co-planarity surface, wherein the base substrate is made of quartz or glass or ceramics. Then, a chip is located on the top surface of the multi-layer interconnection structure by flip-chip or wire-bonding technology. Then, a substrate or a heat sink is attached on the top surface of the multi-layer interconnection structure for being a stiffener and providing mechanical support. Finally, the base substrate is removed and contacts are attached on the bottom surface of the multi-layer interconnection structure.

REFERENCES:
patent: 5811317 (1998-09-01), Maheshwari et al.
patent: 5866943 (1999-02-01), Mertol
patent: 6046077 (2000-04-01), Baba
patent: 6294831 (2001-09-01), Shishido et al.
patent: 6437240 (2002-08-01), Smith
patent: 6472762 (2002-10-01), Kutlu
patent: 6501175 (2002-12-01), Yamashita

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Chip packaging structure and manufacturing process thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip packaging structure and manufacturing process thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip packaging structure and manufacturing process thereof will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3480654

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.