Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2007-07-24
2007-07-24
Williams, Alexander Oscar (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257SE25013, C257SE25011, C257SE25030, C257SE23004, C257SE23067, C257SE23069, C257SE23079, C257S777000, C257S675000, C257S723000, C257S784000, C257S737000, C257S738000, C257S778000, C257S773000, C257S528000, C257S532000, C257S724000, C257S691000, C257S698000
Reexamination Certificate
active
09573955
ABSTRACT:
A chip package for semiconductor chips is provided by the method of forming a chip package includes the steps of forming a printed circuit board with a window therethrough; forming semiconductor chip connections of one or more primary chips which overlie the window to the printed circuit board by solder connections, locating a suspended semiconductor chip within the window, and connecting the suspended semiconductor chip to one or more primary chips overlying the window in a chip-on-chip connection. A bypass capacitor is formed on the printed circuit board.
REFERENCES:
patent: 4598307 (1986-07-01), Wakabayashi et al.
patent: 5239198 (1993-08-01), Lin et al.
patent: 5498906 (1996-03-01), Roane et al.
patent: 5608262 (1997-03-01), Degani et al.
patent: 5655290 (1997-08-01), Moresco et al.
patent: 5708296 (1998-01-01), Bhansali
patent: 5789303 (1998-08-01), Leung et al.
patent: 5798567 (1998-08-01), Kelly et al.
patent: 5814871 (1998-09-01), Furukawa et al.
patent: 5818748 (1998-10-01), Bertin et al.
patent: 5838551 (1998-11-01), Chan
patent: 5847951 (1998-12-01), Brown et al.
patent: 5854534 (1998-12-01), Beilin et al.
patent: 5886408 (1999-03-01), Ohki et al.
patent: 5898223 (1999-04-01), Frye et al.
patent: 5926061 (1999-07-01), Usui
patent: 5935404 (1999-08-01), Farooq et al.
patent: 5939782 (1999-08-01), Malladi
patent: 5940278 (1999-08-01), Schumacher
patent: 5963110 (1999-10-01), Ihara et al.
patent: 5977640 (1999-11-01), Bertin et al.
patent: 6018192 (2000-01-01), Root et al.
patent: 6054008 (2000-04-01), Chan et al.
patent: 6218729 (2001-04-01), Zavrel, Jr. et al.
patent: 6219254 (2001-04-01), Akerling et al.
patent: 6235996 (2001-05-01), Farooq et al.
patent: 6294408 (2001-09-01), Edwards et al.
patent: 6313521 (2001-11-01), Baba
patent: 6330164 (2001-12-01), Khandros et al.
patent: 6346743 (2002-02-01), Figueroa et al.
patent: 6362525 (2002-03-01), Rahim
patent: 6366467 (2002-04-01), Patel et al.
patent: 6369443 (2002-04-01), Baba
patent: 6370010 (2002-04-01), Kuroda et al.
patent: 6370013 (2002-04-01), Iino et al.
patent: 6380798 (2002-04-01), Mizuno et al.
patent: 6400575 (2002-06-01), Brown et al.
patent: 6400576 (2002-06-01), Davidson
patent: 6404649 (2002-06-01), Drake et al.
patent: 6413353 (2002-07-01), Pompeo et al.
patent: 6417463 (2002-07-01), Cornelius et al.
patent: 6489574 (2002-12-01), Otaki et al.
patent: 6518666 (2003-02-01), Ikeda
patent: 6525414 (2003-02-01), Shiraishi et al.
patent: 6534855 (2003-03-01), Ahn et al.
patent: 6535398 (2003-03-01), Moresco
patent: 6812078 (2004-11-01), Borghs et al.
patent: 6838763 (2005-01-01), Ahn et al.
patent: 6879491 (2005-04-01), Jauregui
patent: 6888218 (2005-05-01), Kling et al.
patent: 6907658 (2005-06-01), Li
patent: 6949822 (2005-09-01), Shivkumar et al.
patent: 6952049 (2005-10-01), Ogawa et al.
patent: 2001/0040006 (2001-11-01), Pompeo et al.
patent: 2001/0050441 (2001-12-01), Shivkumar et al.
patent: 2002/0011662 (2002-01-01), Komiya et al.
patent: 2002/0021560 (2002-02-01), Jauregui
patent: 2002/0027773 (2002-03-01), Davidson
patent: 2002/0074653 (2002-06-01), Khandros et al.
patent: 2002/0076919 (2002-06-01), Peters et al.
patent: 2002/0185308 (2002-12-01), Cornelius et al.
patent: 2003/0015783 (2003-01-01), Schaper
patent: 2003/0038366 (2003-02-01), Kozono
patent: 2003/0110452 (2003-06-01), Leahy et al.
patent: 2004/0007750 (2004-01-01), Anderson et al.
patent: 2004/0027813 (2004-02-01), Li
patent: 2004/0056341 (2004-03-01), Endo et al.
patent: 2004/0183193 (2004-09-01), Koide et al.
patent: 2004/0190274 (2004-09-01), Saito et al
patent: 2004/0227258 (2004-11-01), Nakatani
patent: 2004/0256738 (2004-12-01), Pavier et al.
patent: 2005/0002167 (2005-01-01), Hsuan et al.
patent: 2005/0051903 (2005-03-01), Ellsberry et al.
patent: 2005/0100298 (2005-05-01), Okubora et al.
patent: 2005/0127489 (2005-06-01), Mallik et al.
patent: 2005/0258509 (2005-11-01), Horikawa et al.
patent: 2006/0022333 (2006-02-01), Shivkumar et al.
Takahashi et al; “3-Dimensional Memory Module”, SEMI, pp. 166-167, (1997), Design, Materials, Process, and Reliability of Low Cost Flip Chip Tech. Course.
Lin Mou-Shiung
Peng Bryan
Ackerman Stephen B.
Megica Corporation
Pike Rosemaly L. S.
Saile Aukerman LLC
Williams Alexander Oscar
LandOfFree
Chip package with capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip package with capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package with capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733480