Chip package structure

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06876084

ABSTRACT:
A chip package structure with a guard circuit design. The individual wires of two pairs of ground wires are positioned on each side of a high frequency signal wire so that external interference is minimized during transmission, multiple ground contacts are provided and current routes are shortened. In the meantime, strength of the electromagnetic field produced by the high frequency signal wire during transmission is limited within the pairs of ground wires. Ultimately, the range of interference by the electromagnetic field, the insertion loss and the return loss are all reduced resulting in improved performance of the chip package.

REFERENCES:
patent: 5028983 (1991-07-01), Bickford et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Chip package structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip package structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3421147

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.