Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Patent
1998-03-18
2000-01-11
Picard, Leo P.
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
361782, 361783, 361795, 174260, 257723, 257724, H05K 702
Patent
active
060143177
ABSTRACT:
A chip package is provided for controlling warp of electronic assemblies. The chip package has a first component mounted on one side of a substrate. The substrate is a multi-layered laminate having a plurality of dielectric layers made of an organic material. The first component has a different coefficient of thermal expansion (CTE) than the substrate. The chip package includes a second component mounted on an opposite side of the substrate in a location substantially opposite the first component. The second component has a CTE that approximately matches the CTE of the first component. The second component tends to generate bending moments that offset distorting bending moments that may otherwise exist in the chip package without the second component.
REFERENCES:
patent: 3953566 (1976-04-01), Gore
patent: 4482516 (1984-11-01), Bowman et al.
patent: 4496793 (1985-01-01), Hanson et al.
patent: 4705762 (1987-11-01), Ota et al.
patent: 4711804 (1987-12-01), Burgess
patent: 4867235 (1989-09-01), Grapes et al.
patent: 4963697 (1990-10-01), Peterson et al.
patent: 4985296 (1991-01-01), Mortimer, Jr.
patent: 5049981 (1991-09-01), Dahringer
patent: 5545473 (1996-08-01), Ameen et al.
patent: 5614763 (1997-03-01), Womack
patent: 5778523 (1998-07-01), Sylvester
patent: 5888630 (1999-03-01), Sylvester
patent: 5888631 (1999-03-01), Sylvester
patent: 5900312 (1999-05-01), Sylvester
patent: 5910685 (1999-06-01), Watanabe et al.
patent: 5912654 (1999-06-01), Ouchi et al.
patent: 5936305 (1999-08-01), Akram
patent: 5941447 (1999-08-01), Chu et al.
Motorola Technical Development "A Novel Method of Minimizing Printed Wire Board Warpage" by Steven M. Scheifers et al., Aug. 1996.
Scheifers et al. "A Novel Method of Minimizing Printed Wire Board Warpage", Motorola Technical Developments, vol. 28, Aug. 1996, pp. 50-55.
"Matching the Themal Coefficients of Expansion of Chips to Module Substrate," IBM Technical Disclosure Bulletin, vol. 19, No. 12, May, 1977, pp. 4666-4667.
Genco, Jr. Victor M.
Picard Leo P.
Vigushin John B.
W. L. Gore & Associates, Inc.
LandOfFree
Chip package mounting structure for controlling warp of electron does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip package mounting structure for controlling warp of electron, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package mounting structure for controlling warp of electron will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1467183