Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Housing or package filled with solid or liquid electrically...
Reexamination Certificate
2006-07-18
2006-07-18
Pham, Long (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Housing or package filled with solid or liquid electrically...
C257S690000, C257S693000, C257S702000, C257S703000, C257S738000, C257S789000, C257S793000
Reexamination Certificate
active
07078794
ABSTRACT:
A chip package structure comprising a substrate, a chip, a plurality of bumps, a plurality of conductive wires and an insulating material is provided. The substrate has a first surface and a corresponding second surface. The substrate has a slot that penetrates the substrate. The chip is attached to the first surface of the substrate in a position that covers the slot. The conductive wires pass through the slot such that one end of each conductive wire is attached to a contact point on the chip while the other end of the conductive wire is attached to a contact point on the second surface of the substrate. The insulating material fills the space between the chip and the substrate and the slot so that the conductive wires and the bumps are enclosed.
REFERENCES:
patent: 6218731 (2001-04-01), Huang et al.
patent: 6528408 (2003-03-01), Kinsman
Jiang Chyun IP Office
Pham Long
VIA Technologies Inc.
LandOfFree
Chip package and process for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip package and process for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package and process for forming the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3582641