Chip package and method of manufacturing the same

Details Chip package and method of manufacturing the same Chip package and method of manufacturing the same

2002-12-18

2003-11-25

Potter, Roy (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

With contact or lead

C257S693000

Reexamination Certificate

active

06653725

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of semiconductor manufacturing, and more particularly to a chip package, which is miniaturized and more simply manufactured by attaching a substrate provided with conductive via holes to both surfaces of a chip, and a method of manufacturing the chip package.
2. Description of the Related Art
As well known to those skilled in the art, semiconductor elements such as diodes or transistors are packaged and these packaged elements are then mounted on a printed circuit board. Structurally, this package easily connects terminals of the semiconductor chip to corresponding signal patterns of the printed circuit board and serves to protect the semiconductor chip from external stresses, thereby improving reliability of the package.
In order to satisfy recent trends of miniaturization of semiconductor products, the semiconductor chip packages also have been miniaturized. Therefore, a chip scale package has been introduced.
FIG. 1
is a schematic cross-sectional view of a conventional chip scale package. The structure of the chip scale package
10
of
FIG. 1
employs a ceramic substrate
1
and is applied to a diode with two terminals.
With reference to
FIG. 1
, two via holes, i.e., a first via hole
2
a
and a second via hole
2
b
, are formed on the ceramic substrate
1
. The first and the second via holes
2
a
,
2
b
are filled with a conductive material so as to electrically connect the upper and the lower surfaces of the first and the second via holes
2
a
,
2
b
. Then, a first and a second upper conductive lands
3
a
,
3
b
are formed on the upper surfaces of the first and the second via holes
2
a
,
2
b
, respectively. A first and a second lower conductive lands
4
a
,
4
b
are formed on the lower surfaces of the first and the second via holes
2
a
,
2
b
, respectively. The second upper conductive land
3
b
is directly connected to a terminal formed on the lower surface of the diode
5
, i.e., a mounting surface of the diode
5
on a printed circuit board, and the first upper conductive land
3
a
is connected to the other terminal formed on the upper surface of the diode
5
by a wire
7
. A molding part
9
using a conventional resin is formed on the upper surface of the ceramic substrate
1
including the diode
5
in order to protect the diode
5
from the external stresses. Thereby, the manufacture of the package
10
is completed.
FIG. 2
is a schematic perspective view of a conventional chip package array.
As shown in
FIG. 2
, the manufactured chip package
10
is mounted on the printed circuit board
20
by a reflow soldering. The diode package
10
is electrically and mechanically connected to the printed circuit board
20
by arranging the upper conductive lands
3
a
,
3
b
and the lower conductive lands
4
a
,
4
b
of the package
10
on the corresponding signal patterns of the printed circuit board
20
and by then connecting the upper conductive lands
3
a
,
3
b
and the lower conductive lands
4
a
,
4
b
to the signal patterns with a solder
15
.
As shown in
FIGS. 1 and 2
, since the diode usually has terminals on its two opposite surfaces, these terminals should be interconnected by wires. However, these wires require a rather large space on the upper surface of the chip, thereby increasing the overall height of the package. Further, since two or three via holes, corresponding to the number of the terminals of the chip, are formed on the ceramic substrate, an area as large as the total diameters of the via holes is further required. Moreover, in order not to connect the conductive lands formed on the upper and the lower surfaces of the via holes to each other, the conductive lands are spaced from each other by a designated interval. Therefore, the size of the substrate imposes a limit in miniaturizing the package.
Accordingly, a packaging technique, which can minimize the size of the package and simplify its manufacturing process, has been demanded.
SUMMARY OF THE INVENTION
Therefore, the present invention has been made in view of the above problems, and it is an object of the present invention to provide a stable chip package, which is miniaturized, more simply manufactured and improves its reliability by attaching a substrate provided with conductive via holes to two opposite surfaces of a chip and by forming a resin molding part in a space between two substrates.
It is another object of the present invention to provide a chip package assembly, which is mounted on a printed circuit board by a innovative method according to the structure of the chip package.
It is a yet another object of the present invention to provide a method of manufacturing the chip package.
In accordance with one aspect of the present invention, the above and other objects can be accomplished by the provision of a chip package comprising a chip having a first surface provided with a first terminal and a second surface provided with at least one second terminal, the second surface being opposite to the first surface, a first substrate arranged on the first surface of the chip and having a first conductive via hole connected to the first terminal, and a second substrate arranged on the second surface of the chip and having at least one second conductive via hole connected to the second terminal.
In preferable embodiment according to the present invention, the chip package further comprises a resin molding part formed around the chip between the first substrate and the second substrate.
Also, the first substrate may have the same size and shape as those of the second substrate, and the resin molding part may have the same size and shape as those of the first substrate and the second substrate, thereby further miniaturizing the package. Further, the chip package may be hexahedral-shaped.
Further, preferably, the first and the second substrates may be made of a printed circuit board.
Moreover, preferably, each of the first and second conductive via holes of the first and second substrates may be formed on at least one side of each substrate in an approximately semicircular shape, or on at least one corner of each substrate in an approximately quarter-circular shape.
Preferably, the chip package may be applied to a diode element with two terminals or to a transistor element with three terminals. In case of the transistor element, the second substrate attached to the second surface of the transistor comprises two second conductive via holes to correspond to two terminals.
In accordance with another aspect of the present invention, there is provided a chip package assembly comprising a chip package and a printed circuit board. The chip package comprises a chip having a first surface provided with a first terminal and a second surface provided with at least one second terminal, the second surface being opposite to the first surface, a first substrate arranged on the first surface of the chip and having a first conductive via hole connected to the first terminal, and a second substrate arranged on the second surface of the chip and having at least one second conductive via hole connected to the second terminal. The printed circuit board comprises a plurality of signal patterns formed on the upper surface of the printed circuit board and connected to the terminals of the chip package, and a plurality of conductors for connecting the first and second conductive via holes to the signal patterns. Herein, the chip package is vertically mounted on the upper surface of the printed circuit board so that the outer surfaces of the first and second substrates become side surfaces. Preferably, the conductor may be solder.
In accordance with yet another aspect of the present invention, there is provided a method of manufacturing a plurality of chip packages. The method comprises the steps of preparing a plurality of chips, each having a first surface with a plurality of terminals and a second surface provided with a plurality of terminals, the second surface being opposite to the first surface, preparing

Affiliated with

Also associated with

Rating

Chip package and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip package and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip package and method of manufacturing the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3158259