Chip organization for an extendable memory structure providing b

Details Chip organization for an extendable memory structure providing b Chip organization for an extendable memory structure providing b

1989-06-26

1992-08-11

Fears, Terrell W.

Boots, shoes, and leggings

364DIG1, G06F 1300

Patent

active

051387050

ABSTRACT:
A memory structure is described as comprised of a large number of fixed-size page frames. Each page frame in the memory is spread among all chips in the memory. The size of the memory structure may be extended or expanded by adding the same type of high-capacity chip originally used to construct the memory. (The chips may be constructed of semiconductor DRAM technology.) When the memory is extended/expanded, the fixed-size page frames have their lateral dimension decreased and their length increased, in accordance with the increase in the number of chips in the memory. A shift register on each chip accommodates the moving of pages within the memory structure as the page-frame shape and the redistribution of the page frame locations in the memory are changed when the number of chips in the memory structure is changed, without requiring any change in the internal structure of the chips. A page of data can be moved in two dimensions between any page frames within the memory structure without using any external bus, even though the size of the memory structure is changed. No bit in a page is moved off of its chip during a page move operation. All bits in a page are accessed and moved logically in parallel. Extremely fast page transfer rates are obtainable by the busless page move operations. Special addressing is provided that accommodates both the internal page move operations and data unit accesses in the memory structure for an external memory bus. Multiple logical memories can be accommodated in the memory structure.

REFERENCES:
patent: 3654622 (1972-04-01), Beausoleil
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 4081701 (1978-03-01), White, Jr. et al.
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4476524 (1984-10-01), Brown et al.
patent: 4491910 (1985-01-01), Caudel et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4586131 (1986-04-01), Caudel et al.
patent: 4639894 (1987-01-01), Ishii
patent: 4641276 (1987-02-01), Dunki-Jacobs
patent: 4667313 (1987-05-01), Pinkham et al.
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4731738 (1988-03-01), Fisher et al.
patent: 4731758 (1988-03-01), Lam et al.
patent: 4796231 (1989-01-01), Pinkham
patent: 4807189 (1989-02-01), Pinkham et al.
patent: 4855957 (1989-08-01), Nogami
patent: 4926385 (1990-05-01), Fujishima et al.
IBM TDB vol. 19, No. 8, Jan. 1977, 3071-3073, by Aichelmann, Jr. et al, "Hierarchy Memory For Improved Microprocessor Performance".
IBM TDB vol. 24, No. 1B, Jun. 1981, 485-488, by Aichelmann, Jr., "Paging From Multiple Bit Array Without Distributed Buffering".
IBM TDB vol. 26, No. 12, May 1984, 6473-6475, by R. C. Tong, "Memory Transfer At Arbitrary Byte Boundaries".
IBM TDB vol. 31, No. 2, Jul. 1988, 98-100, by T. C. Lo, "Integrated L3/L4 Concept".

Affiliated with

Also associated with

Rating

Chip organization for an extendable memory structure providing b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip organization for an extendable memory structure providing b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip organization for an extendable memory structure providing b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-353694